The Journal of VLSI Signal Processing, Volume 7

Volume 7, Numbers 1-2, February 1994

• Teresa H. Y. Meng, Sharad Malik:
  Editorial. 5-6
  
• Mark E. Dean, David L. Dill, Mark Horowitz:
  Self-timed logic using Current-Sensing Completion Detection (CSCD). 7-16
  
• Ted E. Williams:
  Performance of iterative computation in self-timed rings. 17-31
  
• Ganesh Gopalakrishnan, Venkatesh Akella:
  High-level optimizations in compiling process descriptions to asynchronous circuits. 33-45
  
• Erik Brunvand:
  Designing self-timed systems using concurrent programs. 47-59
  
• Tam-Anh Chu:
  Synthesis of hazard-free control circuits from asynchronous finite state machines specifications. 61-84
  
• Cho W. Moon, Paul R. Stephan, Robert K. Brayton:
  Specification, synthesis, and verification of hazard-free asynchronous circuits. 85-100
  
• Peter Vanbekbergen, Bill Lin, Gert Goossens, Hugo De Man:
  A generalized state assignment theory for transformations on signal transition graphs. 101-115
  
• Michael Kishinevsky, Alex Kondratyev, Alexander Taubin:
  Specification and analysis of self-timed circuits. 117-135
  
• Luciano Lavagno, Narendra V. Shenoy, Alberto L. Sangiovanni-Vincentelli:
  Linear programming for hazard elimination in asynchronous circuits. 137-160
  
• Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert Wang:
  Verification of asynchronous interface circuits with bounded wire delays. 161-182
  

Volume 7, Number 3, October 1994

• John S. Fernando, Milos D. Ercegovac:
  Conventional and on-line arithmetic designs for high-speed recursive digital filters. 189-197
  
• Poornachandra B. Rao, Alexander Skavantzos:
  ROM based methods for computing the squaring operation in modular rings. 199-211
  
• Vojin G. Oklobdzija, David Villeger, Thierry Soulas:
  An integrated multiplier for complex numbers. 213-222
  
• Robert F. Jones, Earl E. Swartzlander Jr.:
  Parallel counter implementation. 223-232
  
• Fabian Klass, Michael J. Flynn, A. J. van de Goor:
  Fast multiplication in VLSI using wave pipelining techniques. 233-248
  
• Ben C. Drerup, Earl E. Swartzlander Jr.:
  Fast multiplier bit-product matrix reduction using bit-ordering and parity generation. 249-257
  
• Paolo Montuschi, Luigi Ciminiera:
  Radix-8 division with over-redundant digit set. 259-270
  
• Marianne E. Louie, Milos D. Ercegovac:
  Implementing division with field programmable gate arrays. 271-285