dblp.uni-trier.de www.uni-trier.de

IEEE Transactions on Computers, Volume 49

Volume 49, Number 1, January 2000

Architecture Application-Specific Integrated Circuits Computer Arithmetic Testing Fault Tolerance Loop Pipelining Brief Contributions

Volume 49, Number 2, February 2000

Real-Time Systems Parallel I/O Systems Computer Arithmetic Performance Analysis Brief Contributions

Volume 49, Number 3, March 2000

Computer Arithmetic Multiple-Valued Logic Fault Diagnosis Interconnection Network Brief Contributions

Volume 49, Number 4, April 2000

Test Generation Real-Time Scheduling Verification Compiler Techniques FPGA Architecture Logic Synthesis Computer Architecture

Volume 49, Number 5, May 2000

Computer Arithmetic Fault Tolerance Fault-Tolerant Array Networks Formal Verification Reconfigurable Architectures Databases Brief Contributions

Volume 49, Number 6, June 2000

Defect Tolerance of Digital Systems Regular Papers

Volume 49, Number 7, July 2000

Computer Arithmetic Brief Contributions

Volume 49, Number 8, August 2000

Brief Contributions

Volume 49, Number 9, September 2000

Brief Contributions

Volume 49, Number 10, October 2000

Brief Contributions

Volume 49, Number 11, November 2000

1997 IEEE Real-Time Technologies and Applications Symposium Papers Brief Contributions Comments

Volume 49, Number 12, December 2000

Brief Contributions

Copyright © Mon Nov 2 21:55:20 2009 by Michael Ley (ley@uni-trier.de)