Xiaotong Zhuang Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

29EEMauricio J. Serrano, Xiaotong Zhuang: Placement optimization using data context collected during garbage collection. ISMM 2009: 69-78
28EEXiaotong Zhuang, Suhyun Kim, Mauricio J. Serrano, Jong-Deok Choi: Perfdiff: a framework for performance difference analysis in a virtual machine environment. CGO 2008: 4-13
27EEXiaotong Zhuang, Santosh Pande: Power-efficient prefetching for embedded processors. ACM Trans. Embedded Comput. Syst. 6(1): (2007)
26EEXiaotong Zhuang, Santosh Pande: Allocating architected registers through differential encoding. ACM Trans. Program. Lang. Syst. 29(2): (2007)
25EEXiaotong Zhuang, Hsien-Hsin S. Lee: Reducing Cache Pollution via Dynamic Data Prefetch Filtering. IEEE Trans. Computers 56(1): 18-31 (2007)
24EETao Zhang, Xiaotong Zhuang, Santosh Pande: Compiler Optimizations to Reduce Security Overhead. CGO 2006: 346-357
23EEXiaotong Zhuang, Santosh Pande: A Scalable Priority Queue Architecture for High Speed Network Processing. INFOCOM 2006
22EER. Collins, Fernando Alegre, Xiaotong Zhuang, Santosh Pande: Compiler assisted dynamic management of registers for network processors. IPDPS 2006
21EEXiaotong Zhuang, Santosh Pande: Effective thread management on network processors with compiler analysis. LCTES 2006: 72-82
20EEXiaotong Zhuang, Tao Zhang, Santosh Pande: Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection. MICRO 2006: 113-122
19EEXiaotong Zhuang, Mauricio J. Serrano, Harold W. Cain, Jong-Deok Choi: Accurate, efficient, and adaptive calling context profiling. PLDI 2006: 263-271
18EEXiaotong Zhuang, Santosh Pande: Parallelizing load/stores on dual-bank memory embedded processors. ACM Trans. Embedded Comput. Syst. 5(3): 613-657 (2006)
17EETao Zhang, Xiaotong Zhuang, Santosh Pande, Wenke Lee: Anomalous path detection with hardware support. CASES 2005: 43-54
16EETao Zhang, Xiaotong Zhuang, Santosh Pande: Building Intrusion-Tolerant Secure Software. CGO 2005: 255-266
15EEXiaotong Zhuang, Santosh Pande: Differential register allocation. PLDI 2005: 168-179
14EEXiaotong Zhuang, Vincenzo Liberatore: A Recursion-Based Broadcast Paradigm in Wormhole Routed Networks. IEEE Trans. Parallel Distrib. Syst. 16(11): 1034-1052 (2005)
13EEXiaotong Zhuang, Tao Zhang, Santosh Pande: HIDE: an infrastructure for efficiently protecting information leakage on the address bus. ASPLOS 2004: 72-84
12EEXiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee, Santosh Pande: Hardware assisted control flow obfuscation for embedded processors. CASES 2004: 292-302
11EEXiaotong Zhuang, Tao Zhang, Santosh Pande: Hardware-managed register allocation for embedded processors. LCTES 2004: 192-201
10EEXiaotong Zhuang, Santosh Pande: Power-efficient prefetching via bit-differential offset assignment on embedded processors. LCTES 2004: 67-77
9EEXiaotong Zhuang, Santosh Pande: Balancing register allocation across threads for a multithreaded network processor. PLDI 2004: 289-300
8EEXiaotong Zhuang, Santosh Pande: Compiler Scheduling of Mobile Agents for Minimizing Overheads. ICDCS 2003: 600-
7EEXiaotong Zhuang, Hsien-Hsin S. Lee: A Hardware-based Cache Pollution Filtering Mechanism for Aggressive Prefetches. ICPP 2003: 286-293
6EEXiaotong Zhuang, Santosh Pande: Resolving Register Bank Conflicts for a Network Processor. IEEE PACT 2003: 269-
5EEXiaotong Zhuang, ChokSheak Lau, Santosh Pande: Storage assignment optimizations through variable coalescence for embedded processors. LCTES 2003: 220-231
4EEXiaotong Zhuang, Jian Liu: WRAPS Scheduling and Its Efficient Implementation on Network Processors. HiPC 2002: 252-263
3EEXiaotong Zhuang, Santosh Pande, John S. Greenland Jr.: A Framework for Parallelizing Load/Stores on Embedded Processors. IEEE PACT 2002: 68-
2EEXiaotong Zhuang, Vincenzo Liberatore: A Recursion-Based Broadcast Paradigm in Wormhole Routed Mesh/Torus Networks. IPDPS 2002
1EEWeidong Shi, Xiaotong Zhuang, Indrani Paul, Karsten Schwan: Efficient Implementation of Packet Scheduling Algorithm on High-Speed Programmable Network Processors. MMNS 2002: 184-197

Coauthor Index

1Fernando Alegre [22]
2Harold W. Cain [19]
3Jong-Deok Choi [19] [28]
4R. Collins [22]
5John S. Greenland Jr. [3]
6Suhyun Kim [28]
7ChokSheak Lau [5]
8Hsien-Hsin S. Lee [7] [12] [25]
9Wenke Lee [17]
10Vincenzo Liberatore [2] [14]
11Jian Liu [4]
12Santosh Pande [3] [5] [6] [8] [9] [10] [11] [12] [13] [15] [16] [17] [18] [20] [21] [22] [23] [24] [26] [27]
13Indrani Paul [1]
14Karsten Schwan [1]
15Mauricio J. Serrano [19] [28] [29]
16Weidong Shi [1]
17Tao Zhang [11] [12] [13] [16] [17] [20] [24]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)