dblp.uni-trier.dewww.uni-trier.de

Zhichun Zhu Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
15EEHongzhong Zheng, Jiang Lin, Zhao Zhang, Zhichun Zhu: Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices. ISCA 2009: 255-266
2008
14EEHongzhong Zheng, Jiang Lin, Zhao Zhang, Zhichun Zhu: Memory Access Scheduling Schemes for Systems with Multi-Core Processors. ICPP 2008: 406-413
13EEHongzhong Zheng, Jiang Lin, Zhao Zhang, Eugene Gorbatov, Howard David, Zhichun Zhu: Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. MICRO 2008: 210-221
12EEJiang Lin, Hongzhong Zheng, Zhichun Zhu, Eugene Gorbatov, Howard David, Zhao Zhang: Software thermal management of dram memory for multicore systems. SIGMETRICS 2008: 337-348
2007
11EEJiang Lin, Hongzhong Zheng, Zhichun Zhu, Howard David, Zhao Zhang: Thermal modeling and management of DRAM memory systems. ISCA 2007: 312-322
10EEJiang Lin, Hongzhong Zheng, Zhichun Zhu, Zhao Zhang, Howard David: DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving. ISPASS 2007: 94-104
2005
9EEZhichun Zhu, Zhao Zhang: A Performance Comparison of DRAM Memory System Optimizations for SMT Processors. HPCA 2005: 213-224
8EEZhichun Zhu, Xiaodong Zhang: Look-Ahead Architecture Adaptation to Reduce Processor Power Consumption. IEEE Micro 25(4): 10-19 (2005)
2004
7EEZhao Zhang, Zhichun Zhu, Xiaodong Zhang: Design and Optimization of Large Size and Low Overhead Off-Chip Caches. IEEE Trans. Computers 53(7): 843-855 (2004)
2002
6EEZhichun Zhu, Zhao Zhang, Xiaodong Zhang: Fine-Grain Priority Scheduling on Multi-Channel Memory Systems. HPCA 2002: 107-116
5EEZhichun Zhu, Xiaodong Zhang: Access-Mode Predictions for Low-Power Cache Design. IEEE Micro 22(2): 58-71 (2002)
2001
4EEZhao Zhang, Zhichun Zhu, Xiaodong Zhang: Cached DRAM for ILP Processor Memory Access Latency Reduction. IEEE Micro 21(4): 22-32 (2001)
3EEZhao Zhang, Zhichun Zhu, Xiaodong Zhang: Breaking Address Mapping Symmetry at Multi-levels of Memory Heirarchy to Reduce DRAM Row-buffer Conflicts. J. Instruction-Level Parallelism 3: (2001)
2000
2EEZhao Zhang, Zhichun Zhu, Xiaodong Zhang: A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. MICRO 2000: 32-41
1EEXing Du, Xiaodong Zhang, Zhichun Zhu: Memory Hierarchy Considerations for Cost-Effective Cluster Computing. IEEE Trans. Computers 49(9): 915-933 (2000)

Coauthor Index

1Howard David [10] [11] [12] [13]
2Xing Du [1]
3Eugene Gorbatov [12] [13]
4Jiang Lin [10] [11] [12] [13] [14] [15]
5Xiaodong Zhang [1] [2] [3] [4] [5] [6] [7] [8]
6Zhao Zhang [2] [3] [4] [6] [7] [9] [10] [11] [12] [13] [14] [15]
7Hongzhong Zheng [10] [11] [12] [13] [14] [15]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)