Zhiping Yu Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

24EEBo Liu, Yan Wang, Zhiping Yu, Leibo Liu, Miao Li, Zheng Wang, Jing Lu, Francisco V. Fernández: Analog circuit optimization system based on hybrid evolutionary algorithms. Integration 42(2): 137-148 (2009)
23EEFang Gong, Wenjian Yu, Zeyi Wang, Zhiping Yu, Changhao Yan: Efficient techniques for 3-D impedance extraction using mixed boundary element method. ASP-DAC 2008: 158-163
22EETao Li, Wenjun Zhang, Zhiping Yu: Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification. DAC 2008: 594-599
21EEWangyang Zhang, Wenjian Yu, Zeyi Wang, Zhiping Yu, Rong Jiang, Jinjun Xiong: An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation. DATE 2008: 580-585
20EEJinyu Zhang, Wei Xiong, Yan Wang, Zhiping Yu, Min-Chun Tsai: A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique. ICCAD 2008: 480-487
19EELei Zhang, Zhiping Yu, Xiangqing He: A Statistical Characterization of CMOS Process Fluctuations in Subthreshold Current Mirrors. ISQED 2008: 152-155
18EETao Li, Zhiping Yu: Full-Chip Leakage Verification for Manufacturing Considering Process Variations. ISQED 2008: 220-223
17EETao Li, Zhiping Yu: Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage. DAC 2007: 99-102
16EEZuochang Ye, Zhiping Yu: Parasitics extraction involving 3-D conductors based on multi-layered Green's function. ASP-DAC 2006: 689-693
15EETao Li, Ximeng Guan, Zhiping Yu, Wei Xue: Computation of Si Nanowire Bandstructures on Parallel Machines Through Domain Decomposition. International Conference on Computational Science (1) 2006: 250-257
14EEChung-Kuan Cheng, Steve Lin, Andrew B. Kahng, Keh-Jeng Chang, Vijay Pitchumani, Toshiyuki Shibuya, Roberto Suaya, Zhiping Yu, Fook-Luen Heng, Don MacMillen: Panel I: who is responsible for the design for manufacturability issues in the era of nano-technologies? ASP-DAC 2005
13EEZihong Liu, Zhihua Wang, Guolin Li, Zhiping Yu: A Novel Solid Neuron-Network Chip Based on Both Biological and Artificial Neural Network Theories. ISNN (1) 2005: 479-484
12EEHai Lan, Zhiping Yu, Robert W. Dutton: A CAD-Oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design. ISQED 2003: 195-
11EETae-young Oh, Zhiping Yu, Robert W. Dutton: AC Analysis of Thin Gate Oxide MOS with Quantum Mechanical Corrections. ISQED 2002: 326-330
10EEGaofeng Wang, Xiaoning Qi, Zhiping Yu, Robert W. Dutton: Accurate Model of Metal-Insulator-Semiconductor Interconnects. ISQED 2002: 48-52
9EEYutao Ma, Litian Liu, Lilin Tian, Zhiping Yu, Zhijian Li: Analytical charge-control and I-V model for submicrometer anddeep-submicrometer MOSFETs fully comprising quantum mechanical effects. IEEE Trans. on CAD of Integrated Circuits and Systems 20(4): 495-502 (2001)
8EEZhiping Yu, Dan Yergeau, Robert W. Dutton, O. Sam Nakagawa, Norman Chang, Shen Lin, Weize Xie: Full Chip Thermal Simulation. ISQED 2000: 145-150
7EEBoris Troyanovsky, Zhiping Yu, Lydia So, Robert W. Dutton: Relaxation-based harmonic balance technique for semiconductor device simulation. ICCAD 1995: 700-703
6EERonald J. G. Goossens, Stephen G. Beebe, Zhiping Yu, Robert W. Dutton: An automatic biasing scheme for tracing arbitrarily shaped I-V curves. IEEE Trans. on CAD of Integrated Circuits and Systems 13(3): 310-317 (1994)
5EEDatong Chen, Satoshi Sugino, Zhiping Yu, Robert W. Dutton: Modeling of the charge balance condition on floating gates and simulation of EEPROMs. IEEE Trans. on CAD of Integrated Circuits and Systems 12(10): 1499-1502 (1993)
4EELifeng Wu, Zhilian Yang, Zhiping Yu, Zhijian Li: GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process. DAC 1991: 585-590
3EEChiaki Takano, Zhiping Yu, Robert W. Dutton: A nonequilibrium one-dimensional quantum-mechanical simulation for AlGaAs/GaAs HEMT structures. IEEE Trans. on CAD of Integrated Circuits and Systems 9(11): 1217-1224 (1990)
2EEZhiping Yu, Weijian Zhao, Zhilian Yang, Y. Edmund Lien: A Novel Algorithm for Improving Convergence Behavior of Circuit Simulators. DAC 1989: 626-629
1EEZhiping Yu, Robert W. Dutton, Massimo Vanzi: An Extension to Newton's Method in Device Simulators--On An Efficient Algorithm to Evaluate Small-Signal Parameters and to Predict Initial Guess. IEEE Trans. on CAD of Integrated Circuits and Systems 6(1): 41-45 (1987)

Coauthor Index

1Stephen G. Beebe [6]
2Keh-Jeng Chang [14]
3Norman Chang [8]
4Datong Chen [5]
5Chung-Kuan Cheng [14]
6Robert W. Dutton [1] [3] [5] [6] [7] [8] [10] [11] [12]
7Francisco V. Fernández (Francisco Vidal Fernández Fernández) [24]
8Fang Gong [23]
9Ronald J. G. Goossens [6]
10Ximeng Guan [15]
11Xiangqing He [19]
12Fook-Luen Heng [14]
13Rong Jiang [21]
14Andrew B. Kahng [14]
15Hai Lan [12]
16Guolin Li [13]
17Miao Li [24]
18Tao Li [15] [17] [18] [22]
19Zhijian Li [4] [9]
20Y. Edmund Lien [2]
21Shen Lin [8]
22Steve Lin [14]
23Bo Liu [24]
24Leibo Liu [24]
25Litian Liu [9]
26Zihong Liu [13]
27Jing Lu [24]
28Yutao Ma [9]
29Don MacMillen [14]
30O. Sam Nakagawa [8]
31Tae-young Oh [11]
32Vijay Pitchumani [14]
33Xiaoning Qi [10]
34Toshiyuki Shibuya [14]
35Lydia So [7]
36Roberto Suaya [14]
37Satoshi Sugino [5]
38Chiaki Takano [3]
39Lilin Tian [9]
40Boris Troyanovsky [7]
41Min-Chun Tsai [20]
42Massimo Vanzi [1]
43Gaofeng Wang [10]
44Yan Wang [20] [24]
45Zeyi Wang [21] [23]
46Zheng Wang [24]
47Zhihua Wang [13]
48Lifeng Wu [4]
49Weize Xie [8]
50Jinjun Xiong [21]
51Wei Xiong [20]
52Wei Xue [15]
53Changhao Yan [23]
54Zhilian Yang [2] [4]
55Zuochang Ye [16]
56Dan Yergeau [8]
57Wenjian Yu [21] [23]
58Jinyu Zhang [20]
59Lei Zhang [19]
60Wangyang Zhang [21]
61Wenjun Zhang [22]
62Weijian Zhao [2]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)