dblp.uni-trier.dewww.uni-trier.de

Xiaobo Yan Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
13EEXuejun Yang, Xiaobo Yan, Zuocheng Xing, Yu Deng, Jiang Jiang, Jing Du, Ying Zhang: Fei Teng 64 Stream Processing System: Architecture, Compiler, and Programming. IEEE Trans. Parallel Distrib. Syst. 20(8): 1142-1157 (2009)
12EEXuejun Yang, Jing Du, Xiaobo Yan, Yu Deng: Matrix-based streamization approach for improving locality and parallelism on FT64 stream processor. The Journal of Supercomputing 47(2): 171-197 (2009)
2008
11EEYu Deng, Li Wang, Xiaobo Yan, Xuejun Yang: A Double-Buffering Strategy for the SRF management in the Imagine Stream Processor. ICYCS 2008: 160-165
10EEYing Zhang, Xuejun Yang, Guibin Wang, Ian Rogers, Gen Li, Yu Deng, Xiaobo Yan: Scientific Computing Applications on a Stream Processor. ISPASS 2008: 105-114
9EELi Wang, Xuejun Yang, Jingling Xue, Yu Deng, Xiaobo Yan, Tao Tang, Quan Hoang Nguyen: Optimizing scientific application loops on stream processors. LCTES 2008: 161-170
2007
8EEYu Deng, Xuejun Yang, Xiaobo Yan, Kun Zeng: Laplace Transformation on the FT64 Stream Processor. Asia-Pacific Computer Systems Architecture Conference 2007: 52-62
7EEYu Deng, Xuejun Yang, Xiaobo Yan, Ying Zhang, Jing Du: Implementation and Evaluation of Specific Data-Intensive Scientific Applications on the FT64 Stream Processor. CIT 2007: 339-343
6EEXuejun Yang, Yu Deng, Xiaobo Yan, Li Wang, Jing Du, Ying Zhang: Efficient generation of stream programs from loops. ICPADS 2007: 1-8
5EEXiaobo Yan, Tao Tang, Yu Deng, Jing Du, Xuejun Yang: Evaluation of Transcendental Functions on Imagine Architecture. ICPP 2007: 53
4EEXuejun Yang, Xiaobo Yan, Zuocheng Xing, Yu Deng, Jiang Jiang, Ying Zhang: A 64-bit stream processor architecture for scientific applications. ISCA 2007: 210-219
3EELi Wang, Xuejun Yang, Guibin Wang, Xiaobo Yan, Yu Deng, Jing Du, Ying Zhang, Tao Tang, Kun Zeng: Implementation and Optimization of Sparse Matrix-Vector Multiplication on Imagine Stream Processor. ISPA 2007: 44-55
2006
2EEXiaobo Yan, Xuejun Yang, Pu Wen: Compile-Time Thread Distinguishment Algorithm on VIM-Based Architecture. Asia-Pacific Computer Systems Architecture Conference 2006: 559-566
1EEXuejun Yang, Jing Du, Xiaobo Yan, Yu Deng: Matrix-Based Programming Optimization for Improving Memory Hierarchy Performance on Imagine. ISPA 2006: 782-793

Coauthor Index

1Yu Deng [1] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13]
2Jing Du [1] [3] [5] [6] [7] [12] [13]
3Jiang Jiang [4] [13]
4Gen Li [10]
5Quan Hoang Nguyen [9]
6Ian Rogers [10]
7Tao Tang [3] [5] [9]
8Guibin Wang [3] [10]
9Li Wang [3] [6] [9] [11]
10Pu Wen [2]
11Zuocheng Xing [4] [13]
12Jingling Xue [9]
13Xuejun Yang [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13]
14Kun Zeng [3] [8]
15Ying Zhang [3] [4] [6] [7] [10] [13]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)