dblp.uni-trier.dewww.uni-trier.de

Guiying Yan

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
11EEZhen Cao, Tong Jing, Yu Hu, Yiyu Shi, Xianlong Hong, Xiaodong Hu, Guiying Yan: DraXRouter: global routing in X-Architecture with dynamic resource assignment. ASP-DAC 2006: 618-623
10EEZhe Feng, Yu Hu, Tong Jing, Xianlong Hong, Xiaodong Hu, Guiying Yan: An O(nlogn) algorithm for obstacle-avoiding routing tree construction in the lambda-geometry plane. ISPD 2006: 48-55
9EEYu Hu, Tong Jing, Zhe Feng, Xianlong Hong, Xiaodong Hu, Guiying Yan: ACO-Steiner: Ant Colony Optimization Based Rectilinear Steiner Minimal Tree Algorithm. J. Comput. Sci. Technol. 21(1): 147-152 (2006)
8EEWilliam Kennedy, Guohui Lin, Guiying Yan: Strictly chordal graphs are leaf powers. J. Discrete Algorithms 4(4): 511-525 (2006)
2005
7EEYang Yang, Tong Jing, Xianlong Hong, Yu Hu, Qi Zhu, Xiaodong Hu, Guiying Yan: Via-Aware Global Routing for Good VLSI Manufacturability and High Yield. ASAP 2005: 198-203
6EEYin Wang, Xianlong Hong, Tong Jing, Yang Yang, Xiaodong Hu, Guiying Yan: The polygonal contraction heuristic for rectilinear Steiner tree construction. ASP-DAC 2005: 1-6
5EEYu Hu, Tong Jing, Xianlong Hong, Zhe Feng, Xiaodong Hu, Guiying Yan: An-OARSMan: obstacle-avoiding routing tree construction with good length performance. ASP-DAC 2005: 7-12
4EEYu Hu, Tong Jing, Xianlong Hong, Xiaodong Hu, Guiying Yan: A Routing Paradigm with Novel Resources Estimation and Routability Models for X-Architecture Based Physical Design. SAMOS 2005: 344-353
2004
3EEYin Wang, Xianlong Hong, Tong Jing, Yang Yang, Xiaodong Hu, Guiying Yan: An Efficient Low-Degree RMST Algorithm for VLSI/ULSI Physical Design. PATMOS 2004: 442-452
2001
2 Peter Che Bor Lam, Wai Chee Shiu, Feng Sun, Jianfang Wang, Guiying Yan: Linear Vertex Arboricity, Independence Number and Clique Cover Number. Ars Comb. 58: (2001)
1998
1EEJiaofeng Pan, Yu-Liang Wu, C. K. Wong, Guiying Yan: On the optimal four-way switch box routing structures of FPGA greedy routing architectures1. Integration 25(2): 137-159 (1998)

Coauthor Index

1Zhen Cao [11]
2Zhe Feng [5] [9] [10]
3Xianlong Hong [3] [4] [5] [6] [7] [9] [10] [11]
4Xiaodong Hu [3] [4] [5] [6] [7] [9] [10] [11]
5Yu Hu [4] [5] [7] [9] [10] [11]
6Tong Jing [3] [4] [5] [6] [7] [9] [10] [11]
7William Kennedy [8]
8Peter Che Bor Lam [2]
9Guohui Lin (Guo-Hui Lin) [8]
10Jiaofeng Pan [1]
11Yiyu Shi [11]
12Wai Chee Shiu [2]
13Feng Sun [2]
14Jianfang Wang [2]
15Yin Wang [3] [6]
16Chak-Kuen Wong (C. K. Wong) [1]
17Yu-Liang Wu (David Yu-Liang Wu) [1]
18Yang Yang [3] [6] [7]
19Qi Zhu [7]

Colors in the list of coauthors

Copyright © Thu Jun 5 07:42:39 2008 by Michael Ley (ley@uni-trier.de)