dblp.uni-trier.dewww.uni-trier.de

Jingling Xue Vis

薛京灵

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
Home Page

*2009
74EEDuo Liu, Zili Shao, Meng Wang, Minyi Guo, Jingling Xue: Optimal loop parallelization for maximizing iteration-level parallelism. CASES 2009: 67-76
73EELin Gao, Lian Li, Jingling Xue, Tin-Fook Ngai: Exploiting Speculative TLP in Recursive Programs by Dynamic Thread Prediction. CC 2009: 78-93
72EEXuejun Yang, Li Wang, Jingling Xue, Yu Deng, Ying Zhang: Comparability graph coloring for optimizing utilization of stream register files in stream processors. PPOPP 2009: 111-120
71EELian Li, Hui Feng, Jingling Xue: Compiler-directed scratchpad memory management via graph coloring. TACO 6(3): (2009)
2008
70EEAnderson Kuei-An Ku, Jenny Yi-Chun Kuo, Jingling Xue: Hardware Support for Efficient Sparse Matrix Vector Multiplication. EUC (1) 2008: 37-43
69EELin Gao, Quan Hoang Nguyen, Lian Li, Jingling Xue, Tin-Fook Ngai: Thread-Sensitive Modulo Scheduling for Multicore Processors. ICPP 2008: 132-140
68EELi Wang, Xuejun Yang, Jingling Xue, Yu Deng, Xiaobo Yan, Tao Tang, Quan Hoang Nguyen: Optimizing scientific application loops on stream processors. LCTES 2008: 161-170
67EEXuejun Yang, Ying Zhang, Jingling Xue, Ian Rogers, Gen Li, Guibin Wang: Exploiting loop-dependent stream reuse for stream processors. PACT 2008: 22-31
66EEBernhard Scholz, Bernd Burgstaller, Jingling Xue: Minimal placement of bank selection instructions for partitioned memory architectures. ACM Trans. Embedded Comput. Syst. 7(2): (2008)
65EEMinyi Guo, Jingling Xue: Advances in high performance computing. The Journal of Supercomputing 43(2): 105-106 (2008)
64EEJingling Xue, Minyi Guo, Daming Wei: Improving the parallelism of iterative methods by aggressive loop fusion. The Journal of Supercomputing 43(2): 147-164 (2008)
2007
63EELian Li, Hui Wu, Hui Feng, Jingling Xue: Towards Data Tiling for Whole Programs in Scratchpad Memory Allocation. Asia-Pacific Computer Systems Architecture Conference 2007: 63-74
62EEYi Lu, John Potter, Jingling Xue: Validity Invariants and Effects. ECOOP 2007: 202-226
61EELin Gao, Lian Li, Jingling Xue, Tin-Fook Ngai: Loop recreation for thread-level speculation. ICPADS 2007: 1-10
60EELei Pan, Jingling Xue, Ming Kin Lai, Michael B. Dillencourt, Lubomir F. Bic: Toward Automatic Data Distribution for Migrating Computations. ICPP 2007: 27
59EELian Li, Quan Hoang Nguyen, Jingling Xue: Scratchpad allocation for data aggregates in superperfect graphs. LCTES 2007: 207-216
58EEXavier Vera, Björn Lisper, Jingling Xue: Data cache locking for tight timing calculations. ACM Trans. Embedded Comput. Syst. 7(1): (2007)
57EELian Li, Jingling Xue: Trace-based leakage energy optimisations at link time. Journal of Systems Architecture 53(1): 1-20 (2007)
56EEJingling Xue, Phung Hua Nguyen, John Potter: Interprocedural side-effect analysis for incomplete object-oriented software modules. Journal of Systems and Software 80(1): 92-105 (2007)
2006
55EELian Li, Jingling Xue: Trace-Based Data Cache Leakage Reduction at Link Time. Asia-Pacific Computer Systems Architecture Conference 2006: 175-188
54EEBernhard Scholz, Bernd Burgstaller, Jingling Xue: Minimizing bank selection instructions for partitioned memory architecture. CASES 2006: 201-211
53EEJingling Xue, Jens Knoop: A Fresh Look at PRE as a Maximum Flow Problem. CC 2006: 139-154
52EEBaoliu Ye, Minyi Guo, Jingling Xue: CoopStream: A Cooperative Cache Based Streaming Schedule Scheme for On-demand Media Services on Overlay Networks. ICPP 2006: 577-584
51EEHui Wu, Joxan Jaffar, Jingling Xue: Instruction Scheduling with Release Times and Deadlines on ILP Processors. RTCSA 2006: 51-60
50EEJingling Xue, Qiong Cai, Lin Gao: Partial dead code elimination on predicated code regions. Softw., Pract. Exper. 36(15): 1655-1685 (2006)
49EEJingling Xue, Qiong Cai: A lifetime optimal algorithm for speculative PRE. TACO 3(2): 115-155 (2006)
2005
48 Thambipillai Srikanthan, Jingling Xue, Chip-Hong Chang: Advances in Computer Systems Architecture, 10th Asia-Pacific Conference, ACSAC 2005, Singapore, October 24-26, 2005, Proceedings Springer 2005
47EEPhung Hua Nguyen, Jingling Xue: Interprocedural Side-Effect Analysis and Optimisation in the Presence of Dynamic Class Loading. ACSC 2005: 9-18
46EECanqun Yang, Xuejun Yang, Jingling Xue: Improving the Performance of GCC by Exploiting IA-64 Architectural Features. Asia-Pacific Computer Systems Architecture Conference 2005: 236-251
45EEJingling Xue, Phung Hua Nguyen: Completeness Analysis for Incomplete Object-Oriented Programs. CC 2005: 271-286
44EEJingling Xue: Compiler-Directed Scratchpad Memory Management. ICESS 2005: 2
43EEWeng-Long Chang, Michael (Shan-Hui) Ho, Minyi Guo, Xiaohong Jiang, Jingling Xue, Minglu Li: Fast Parallel DNA-Based Algorithms for Molecular Computation: Determining a Prime Number. ICITA (1) 2005: 447-452
42EEJingling Xue, Qingguang Huang, Minyi Guo: Enabling Loop Fusion and Tiling for Cache Performance by Fixing Fusion-Preventing Data Dependences. ICPP 2005: 107-115
41EELian Li, Lin Gao, Jingling Xue: Memory Coloring: A Compiler Approach for Scratchpad Memory Management. IEEE PACT 2005: 329-338
40EEJingling Xue: Aggressive Loop Fusion for Improving Locality and Parallelism. ISPA 2005: 224-238
39EEPen-Chung Yew, Jingling Xue: Forword. J. Comput. Sci. Technol. 20(5): 575-576 (2005)
38EEJingling Xue: Cache exploitation in embedded systems. J. Embedded Computing 1(4): 435-436 (2005)
2004
37 Pen-Chung Yew, Jingling Xue: Advances in Computer Systems Architecture, 9th Asia-Pacific Conference, ACSAC 2004, Beijing, China, September 7-9, 2004, Proceedings Springer 2004
36EEPhung Hua Nguyen, Jingling Xue: Strength Reduction for Loop-Invariant Types. ACSC 2004: 213-222
35EEBudi Kurniawan, Jingling Xue: A Comparative Study of Web Application Design Models Using the Java Technologies. APWeb 2004: 711-721
34EEQiong Cai, Lin Gao, Jingling Xue: Region-Based Partial Dead Code Elimination on Predicated Code. CC 2004: 150-166
33EELian Li, Jingling Xue: A trace-based binary compilation framework for energy-aware computing. LCTES 2004: 95-106
32EEJingling Xue, Xavier Vera: Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behavior. IEEE Trans. Computers 53(5): 547-566 (2004)
2003
31EEQiong Cai, Jingling Xue: Optimal and Efficient Speculation-Based Partial Redundancy Elimination. CGO 2003: 91-104
30EEQingguang Huang, Jingling Xue, Xavier Vera: Code Tiling for Improving the Cache Performance of PDE Solvers. ICPP 2003: 615-
29EEXavier Vera, Björn Lisper, Jingling Xue: Data Caches in Multitasking Hard Real-Time Systems. RTSS 2003: 154-165
28EEXavier Vera, Björn Lisper, Jingling Xue: Data cache locking for higher program predictability. SIGMETRICS 2003: 272-282
2002
27EEXavier Vera, Jingling Xue: Let's Study Whole-Program Cache Behaviour Analytically. HPCA 2002: 175-186
26EEJingling Xue, Patrick M. Lenders: Space-Time Equations for Non-Unimodular Mappings. Int. J. Comput. Math. 79(5): 555 (2002)
25EEPatrick M. Lenders, Jingling Xue: Eigenvectors-based parallelisation of nested loops with affine dependences. Parallel Algorithms Appl. 17(3): 227-248 (2002)
24 Jingling Xue, Wentong Cai: Time-minimal tiling when rise is larger than zero. Parallel Computing 28(6): 915-939 (2002)
2000
23 Jingling Xue: Loop Tiling for Parallelism Kluwer 2000
22 Peiyi Tang, Jingling Xue: Generating efficient tiled code for distributed memory machines. Parallel Computing 26(11): 1369-1410 (2000)
1999
21EEShiping Chen, Jingling Xue: Partitioning and scheduling loops on NOWs. Computer Communications 22(11): 1017-1033 (1999)
1998
20 Jingling Xue, Chua-Huang Huang: Reuse-Driven Tiling for Improving Data Locality. International Journal of Parallel Programming 26(6): 671-696 (1998)
1997
19 Jingling Xue, Chua-Huang Huang: Reuse-Driven Tiling for Data Locality. LCPC 1997: 16-33
18 Jingling Xue: Communication-Minimal Tiling of Uniform Dependence Loops. J. Parallel Distrib. Comput. 42(1): 42-59 (1997)
17 Jingling Xue: Unimodular Transformations of Non-Perfectly Nested Loops. Parallel Computing 22(12): 1621-1645 (1997)
16 Jingling Xue: On Tiling as a Loop Transformation. Parallel Processing Letters 7(4): 409-424 (1997)
1996
15EEJingling Xue: Affine-by-Statement Transformations of Imperfectly Nested Loops. IPPS 1996: 34-38
14 Jingling Xue: Communication-Minimal Tiling of Uniform Dependence Loops. LCPC 1996: 330-349
13 Jingling Xue: Transformations of Nested Loops with Non-Convex Iteration Spaces. Parallel Computing 22(3): 339-368 (1996)
12EEJingling Xue: Generalising the Unimodular Approach to Restructure Imperfectly Nested Loops. Parallel Processing Letters 6(3): 401-414 (1996)
1995
11EEJingling Xue: Constructing DO loops for non-convex iteration spaces in compiling for parallel machines. IPPS 1995: 364-368
10EEJingling Xue: Closed-form mapping conditions for the synthesis of linear processor arrays. VLSI Signal Processing 10(2): 181-199 (1995)
1994
9 Jingling Xue, Patrick M. Lenders: Avoiding Data Link and Computational Conflicts in Mapping Nested Loop Algorithms to Lower-Dimensional Processor Arrays. ICPADS 1994: 567-572
8 Jingling Xue: Automating Non-Unimodular Loop Transformations for Massive Parallelism. Parallel Computing 20(5): 711-728 (1994)
1993
7 Jingling Xue: An Algorithm to Automate Non-Unimodular Transformations of Loop Nests. SPDP 1993: 512-521
1992
6EEJingling Xue: On the Loading, Recovery and Access of Stationary Data in Systolic Arrays. CONPAR 1992: 259-264
5EEChristian Lengauer, Jingling Xue: A systolic array for pyramidal algorithms. VLSI Signal Processing 4(1): 89 (1992)
1991
4 Jingling Xue, Christian Lengauer: Specifying control signals for one-dimensional systolic arrays by uniform recurrence equations. Algorithms and Parallel VLSI Architectures 1991: 181-186
3 Jingling Xue: Specifying control signals for Systolic Arrays by Uniform Recurrence Equations. Parallel Processing Letters 1: 83-93 (1991)
2EEChristian Lengauer, Jingling Xue: A systolic array for pyramidal algorithms. VLSI Signal Processing 3(3): 237-257 (1991)
1988
1EEJingling Xue, Xian-Long Hong: A new data structure for representing cell hierarchy in layout design. Computers & Graphics 12(3-4): 341-348 (1988)

Coauthor Index

1Lubomir F. Bic (Lubomir Bic) [60]
2Bernd Burgstaller [54] [66]
3Qiong Cai [31] [34] [49] [50]
4Wentong Cai [24]
5Chip-Hong Chang [48]
6Weng-Long Chang [43]
7Shiping Chen [21]
8Yu Deng [68] [72]
9Michael B. Dillencourt [60]
10Hui Feng [63] [71]
11Lin Gao [34] [41] [50] [61] [69] [73]
12Minyi Guo [42] [43] [52] [64] [65] [74]
13Michael (Shan-Hui) Ho [43]
14Xian-Long Hong [1]
15Chua-Huang Huang [19] [20]
16Qingguang Huang [30] [42]
17Joxan Jaffar [51]
18Xiaohong Jiang [43]
19Jens Knoop [53]
20Anderson Kuei-An Ku [70]
21Jenny Yi-Chun Kuo [70]
22Budi Kurniawan [35]
23Ming Kin Lai [60]
24Patrick M. Lenders [9] [25] [26]
25Christian Lengauer [2] [4] [5]
26Gen Li [67]
27Minglu Li [43]
28Lian Li [33] [41] [55] [57] [59] [61] [63] [69] [71] [73]
29Björn Lisper [28] [29] [58]
30Duo Liu [74]
31Yi Lu [62]
32Tin-Fook Ngai [61] [69] [73]
33Phung Hua Nguyen [36] [45] [47] [56]
34Quan Hoang Nguyen [59] [68] [69]
35Lei Pan [60]
36John Potter [56] [62]
37Ian Rogers [67]
38Bernhard Scholz [54] [66]
39Zili Shao [74]
40Thambipillai Srikanthan [48]
41Peiyi Tang [22]
42Tao Tang [68]
43Xavier Vera [27] [28] [29] [30] [32] [58]
44Guibin Wang [67]
45Li Wang [68] [72]
46Meng Wang [74]
47Daming Wei [64]
48Hui Wu [51] [63]
49Xiaobo Yan [68]
50Canqun Yang [46]
51Xuejun Yang [46] [67] [68] [72]
52Baoliu Ye [52]
53Pen-Chung Yew [37] [39]
54Ying Zhang [67] [72]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)