dblp.uni-trier.dewww.uni-trier.de

Jinjun Xiong Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
40EEYiyu Shi, Wei Yao, Jinjun Xiong, Lei He: Incremental and on-demand random walk for iterative power distribution network analysis. ASP-DAC 2009: 185-190
39EEYiyu Shi, Jinjun Xiong, Howard Chen, Lei He: Stochastic current prediction enabled frequency actuator for runtime resonance noise reduction. ASP-DAC 2009: 373-378
38EEJinjun Xiong, Chandu Visweswariah, Vladimir Zolotov: Statistical ordering of correlated timing quantities and its application for path ranking. DAC 2009: 122-125
37EEJinjun Xiong, Yiyu Shi, Vladimir Zolotov, Chandu Visweswariah: Statistical multilayer process space coverage for at-speed test. DAC 2009: 340-345
36EELerong Cheng, Jinjun Xiong, Lei He: Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting. IEEE Trans. on CAD of Integrated Circuits and Systems 28(1): 130-140 (2009)
2008
35EELerong Cheng, Jinjun Xiong, Lei He: Non-Gaussian statistical timing analysis using second-order polynomial fitting. ASP-DAC 2008: 298-303
34EERuiming Chen, Lizheng Zhang, Vladimir Zolotov, Chandu Visweswariah, Jinjun Xiong: Static timing: Back to our roots. ASP-DAC 2008: 310-315
33EEJinjun Xiong, Vladimir Zolotov, Chandu Visweswariah: Incremental Criticality and Yield Gradients. DATE 2008: 1130-1135
32EEWangyang Zhang, Wenjian Yu, Zeyi Wang, Zhiping Yu, Rong Jiang, Jinjun Xiong: An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation. DATE 2008: 580-585
31EEJinjun Xiong, Vladimir Zolotov, Chandu Visweswariah, Peter A. Habitz: Optimal Margin Computation for At-Speed Test. DATE 2008: 622-627
30EEVladimir Zolotov, Jinjun Xiong, Hanif Fatemi, Chandu Visweswariah: Statistical path selection for at-speed test. ICCAD 2008: 624-631
29EEHoward Chen, Scott Neely, Jinjun Xiong, Vladimir Zolotov, Chandu Visweswariah: Statistical Modeling and Analysis of Static Leakage and Dynamic Switching Power. PATMOS 2008: 178-187
28EEZhen Cao, Tong Jing, Jinjun Xiong, Yu Hu, Zhe Feng, Lei He, Xianlong Hong: Fashion: A Fast and Accurate Solution to Global Routing Problem. IEEE Trans. on CAD of Integrated Circuits and Systems 27(4): 726-737 (2008)
27EEYiyu Shi, Jinjun Xiong, Chunchen Liu, Lei He: Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations. IEEE Trans. on CAD of Integrated Circuits and Systems 27(7): 1253-1263 (2008)
2007
26EEZhen Cao, Tong Jing, Jinjun Xiong, Yu Hu, Lei He, Xianlong Hong: DpRouter: A Fast and Accurate Dynamic-Pattern-Based Global Routing Algorithm. ASP-DAC 2007: 256-261
25EELerong Cheng, Jinjun Xiong, Lei He: Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources. DAC 2007: 250-255
24EEVikram Iyengar, Jinjun Xiong, Subbayyan Venkatesan, Vladimir Zolotov, David E. Lackey, Peter A. Habitz, Chandu Visweswariah: Variation-aware performance verification using at-speed structural test and statistical timing. ICCAD 2007: 405-412
23EEVladimir Zolotov, Jinjun Xiong, Soroush Abbaspour, David J. Hathaway, Chandu Visweswariah: Compact modeling of variational waveforms. ICCAD 2007: 705-712
22EEYiyu Shi, Jinjun Xiong, Chunchen Liu, Lei He: Efficient decoupling capacitance budgeting considering operation and process variations. ICCAD 2007: 803-810
21EEJinjun Xiong, Vladimir Zolotov, Lei He: Robust Extraction of Spatial Correlation. IEEE Trans. on CAD of Integrated Circuits and Systems 26(4): 619-631 (2007)
20EEJinjun Xiong, Lei He: Probabilistic Transitive-Closure Ordering and Its Application on Variational Buffer Insertion. IEEE Trans. on CAD of Integrated Circuits and Systems 26(4): 739-742 (2007)
19EELei He, Andrew B. Kahng, King Ho Tam, Jinjun Xiong: Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and Random Leff Variation. IEEE Trans. on CAD of Integrated Circuits and Systems 26(5): 845-857 (2007)
18EEJinjun Xiong, Lei He: Full-chip multilevel routing for power and signal integrity. Integration 40(3): 226-234 (2007)
2006
17EEChangbo Long, Jinjun Xiong, Yongpan Liu: Techniques of Power-gating to Kill Sub-Threshold Leakage. APCCAS 2006: 952-955
16EEJinjun Xiong, Yiu-Chung Wong, Egino Sarto, Lei He: Constraint driven I/O planning and placement for chip-package co-design. ASP-DAC 2006: 207-212
15EEJinjun Xiong, Vladimir Zolotov, Natesan Venkateswaran, Chandu Visweswariah: Criticality computation in parameterized statistical timing. DAC 2006: 63-68
14EELerong Cheng, Jinjun Xiong, Lei He, Mike Hutton: FPGA Performance Optimization Via Chipwise Placement Considering Process Variations. FPL 2006: 1-6
13EEJinjun Xiong, Lei He: Fast buffer insertion considering process variations. ISPD 2006: 128-135
12EEJinjun Xiong, Vladimir Zolotov, Lei He: Robust extraction of spatial correlation. ISPD 2006: 2-9
2005
11EETong Jing, Ling Zhang, Jinghong Liang, Jingyu Xu, Xianlong Hong, Jinjun Xiong, Lei He: A Min-area Solution to Performance and RLC Crosstalk Driven Global Routing Problem. ASP-DAC 2005: 115-120
10EEJinjun Xiong, Lei He: Probabilistic congestion model considering shielding for crosstalk reduction. ASP-DAC 2005: 739-742
9EEJinjun Xiong, King Ho Tam, Lei He: Buffer Insertion Considering Process Variation. DATE 2005: 970-975
8EELei He, Andrew B. Kahng, King Ho Tam, Jinjun Xiong: Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random leff variation. ISPD 2005: 78-85
7EEJinjun Xiong, Lei He: Extended global routing with RLC crosstalk constraints. IEEE Trans. VLSI Syst. 13(3): 319-329 (2005)
2004
6EEJinjun Xiong, Lei He: Full-Chip Multilevel Routing for Power and Signal Integrity. DATE 2004: 1116-1123
5 Xin Zhao, Yici Cai, Qiang Zhou, Xianlong Hong, Lei He, Jinjun Xiong: Shielding area optimization under the solution of interconnect crosstalk. ISCAS (5) 2004: 297-300
4 Ling Zhang, Tong Jing, Xianlong Hong, Jingyu Xu, Jinjun Xiong, Lei He: Performance and RLC crosstalk driven global routing. ISCAS (5) 2004: 65-68
3EEChangbo Long, Jinjun Xiong, Lei He: On optimal physical synthesis of sleep transistors. ISPD 2004: 156-161
2EEJinjun Xiong, Lei He: Full-chip routing optimization with RLC crosstalk budgeting. IEEE Trans. on CAD of Integrated Circuits and Systems 23(3): 366-377 (2004)
2002
1EEJinjun Xiong, Jun Chen, James Ma, Lei He: Post global routing RLC crosstalk budgeting. ICCAD 2002: 504-509

Coauthor Index

1Soroush Abbaspour [23]
2Yici Cai [5]
3Zhen Cao [26] [28]
4Howard Chen [29] [39]
5Jun Chen [1]
6Ruiming Chen [34]
7Lerong Cheng [14] [25] [35] [36]
8Hanif Fatemi [30]
9Zhe Feng [28]
10Peter A. Habitz [24] [31]
11David J. Hathaway [23]
12Lei He [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [16] [18] [19] [20] [21] [22] [25] [26] [27] [28] [35] [36] [39] [40]
13Xianlong Hong [4] [5] [11] [26] [28]
14Yu Hu [26] [28]
15Michael Hutton (Michael D. Hutton, Mike Hutton) [14]
16Vikram Iyengar [24]
17Rong Jiang [32]
18Tong Jing [4] [11] [26] [28]
19Andrew B. Kahng [8] [19]
20David E. Lackey [24]
21Jinghong Liang [11]
22Chunchen Liu [22] [27]
23Yongpan Liu [17]
24Changbo Long [3] [17]
25James Ma [1]
26Scott Neely [29]
27Egino Sarto [16]
28Yiyu Shi [22] [27] [37] [39] [40]
29King Ho Tam [8] [9] [19]
30Subbayyan Venkatesan [24]
31Natesan Venkateswaran [15]
32Chandu Visweswariah [15] [23] [24] [29] [30] [31] [33] [34] [37] [38]
33Zeyi Wang [32]
34Yiu-Chung Wong [16]
35Jingyu Xu [4] [11]
36Wei Yao [40]
37Wenjian Yu [32]
38Zhiping Yu [32]
39Ling Zhang [4] [11]
40Lizheng Zhang [34]
41Wangyang Zhang [32]
42Xin Zhao [5]
43Qiang Zhou [5]
44Vladimir Zolotov [12] [15] [21] [23] [24] [29] [30] [31] [33] [34] [37] [38]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)