dblp.uni-trier.dewww.uni-trier.de

Dong Xiang Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
51EEZhen Chen, Dong Xiang, Boxue Yin: A power-effective scan architecture using scan flip-flops clustering and post-generation filling. ACM Great Lakes Symposium on VLSI 2009: 517-522
50EEZhen Chen, Boxue Yin, Dong Xiang: Conflict driven scan chain configuration for high transition fault coverage and low test power. ASP-DAC 2009: 666-671
49EEBoxue Yin, Dong Xiang, Zhen Chen: New Techniques for Accelerating Small Delay ATPG and Generating Compact Test Sets. VLSI Design 2009: 221-226
48EEDong Xiang, Yueli Zhang, Yi Pan: Practical Deadlock-Free Fault-Tolerant Routing in Meshes Based on the Planar Network Fault Model. IEEE Trans. Computers 58(5): 620-633 (2009)
2008
47EEDong Xiang, Qi Wang, Yi Pan: Deadlock-Free Adaptive Routing in 2D Tori with a New Turn Model. ICA3PP 2008: 58-69
46EEDong Xiang, Yi Pan, Qi Wang, Zhen Chen: Deadlock-Free Fully Adaptive Routing in 2-Dimensional Tori Based on New Virtual Network Partitioning Scheme. ICDCS 2008: 454-461
45EEDong Xiang, Qi Wang, Yi Pan: Deadlock-Free Fully Adaptive Routing in Tori Based on a New Virtual Network Partitioning Scheme. ICPP 2008: 612-619
44EEWei Jiang, Dong Xiang: A Compression Framework for Personal Image Used in Mobile RFID System. ICYCS 2008: 769-774
43EEZhizhou Li, Yaxiong Zhao, Yong Cui, Dong Xiang: A Density Adaptive Routing Protocol for Large-Scale Ad Hoc Networks. WCNC 2008: 2597-2602
42EEDong Xiang, Yang Zhao, Krishnendu Chakrabarty, Hideo Fujiwara: A Reconfigurable Scan Architecture With Weighted Scan-Enable Signals for Deterministic BIST. IEEE Trans. on CAD of Integrated Circuits and Systems 27(6): 999-1012 (2008)
41EEDong Xiang, Yueli Zhang, Jia-Guang Sun: Unicast-based fault-tolerant multicasting in wormhole-routed hypercubes. Journal of Systems Architecture - Embedded Systems Design 54(12): 1164-1178 (2008)
40EEDong Xiang, Mingjing Chen, Jia-Guang Sun: Scan BIST with biased scan test signals. Science in China Series F: Information Sciences 51(7): 881-895 (2008)
2007
39EEDong Xiang, Yueli Zhang, Yi Pan, Jie Wu: Deadlock-Free Adaptive Routing in Meshes Based on Cost-Effective Deadlock Avoidance Schemes. ICPP 2007: 41
38EEHui Wang, Dong Xiang, Guanghong Duan, Linxuan Zhang: Assembly planning based on semantic modeling approach. Computers in Industry 58(3): 227-239 (2007)
37EEDong Xiang, Mingjing Chen, Hideo Fujiwara: Using Weighted Scan Enable Signals to Improve Test Effectiveness of Scan-Based BIST. IEEE Trans. Computers 56(12): 1619-1628 (2007)
36EEDong Xiang, Kaiwei Li, Jiaguang Sun, Hideo Fujiwara: Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction. IEEE Trans. Computers 56(4): 557-562 (2007)
2006
35EEDong Xiang, Kaiwei Li, Hideo Fujiwara, Jiaguang Sun: Generating Compact Robust and Non-Robust Tests for Complete Coverage of Path Delay Faults Based on Stuck-at Tests. ICCD 2006
34EEHui Wang, Dong Xiang, Guanghong Duan, Jie Song: A Hybrid Heuristic Approach for Disassembly/Recycle Applications. ISDA (1) 2006: 985-995
33EEDong Xiang: Fault-tolerant routing in hypercubes using partial path set-up. Future Generation Comp. Syst. 22(7): 812-819 (2006)
32EEDong Xiang, Ai Chen, Jia-Guang Sun: Fault-tolerant multicasting in hypercubes using local safety information. J. Parallel Distrib. Comput. 66(2): 248-256 (2006)
2005
31EEDong Xiang, Ming-Jing Chen, Hideo Fujiwara: Using Weighted Scan Enable Signals to Improve the Effectiveness of Scan-Based BIST. Asian Test Symposium 2005: 126-131
30EEDong Xiang, Kaiwei Li, Hideo Fujiwara: Design for Cost Effective Scan Testing by Reconfiguring Scan Flip-Flops. Asian Test Symposium 2005: 318-323
29EEDong Xiang, Jia-Guang Sun, Jie Wu, Krishnaiyan Thulasiraman: Fault-Tolerant Routing in Meshes/Tori Using Planarly Constructed Fault Blocks. ICPP 2005: 577-584
28EEDong Xiang, Ming-Jing Chen, Jia-Guang Sun, Hideo Fujiwara: Improving test effectiveness of scan-based BIST by scan chain partitioning. IEEE Trans. on CAD of Integrated Circuits and Systems 24(6): 916-927 (2005)
27EEDong Xiang, Ai Chen, Jiaguang Sun: Fault-tolerant routing and multicasting in hypercubes using a partial path set-up. Parallel Computing 31(3-4): 389-411 (2005)
2004
26EEDong Xiang, Ming-Jing Chen, Kaiwei Li, Yu-Liang Wu: Scan-Based BIST Using an Improved Scan Forest Architecture. Asian Test Symposium 2004: 88-93
25 Monica Benito, Joel Parker, Quan Du, Junyuan Wu, Dong Xiang, Charles M. Perou, James Stephen Marron: Adjustment of systematic microarray data biases. Bioinformatics 20(1): 105-114 (2004)
24EEDong Xiang, Janak H. Patel: Partial Scan Design Based on Circuit State Information and Functional Analysis. IEEE Trans. Computers 53(3): 276-287 (2004)
2003
23EEJingli Zhou, Dong Xiang, Shengsheng Yu, Lin Zhong, Jian Gu: A Method of Data Assignment on Heterogeneous Disk System. APPT 2003: 162-166
22EEDong Xiang, Ming-Jing Chen, Jia-Guang Sun, Hideo Fujiwara: Improving Test Quality of Scan-Based BIST by Scan Chain Partitioning. Asian Test Symposium 2003: 12-17
21EEDong Xiang, Shan Gu, Hideo Fujiwara: Non-Scan Design for Testability for Mixed RTL Circuits with Both Data Paths and Controller via Conflict Analysis. Asian Test Symposium 2003: 300-305
20EEDong Xiang, Shan Gu, Jia-Guang Sun, Yu-Liang Wu: A cost-effective scan architecture for scan testing with non-scan test power and test application cost. DAC 2003: 744-747
19EEDong Xiang, Ai Chen: Partial Path Set up for Fault Tolerant Routing in Hypercubes. IPDPS 2003: 275
18EEDong Xiang, Yi Xu, Hideo Fujiwara: Nonscan Design for Testability for Synchronous Sequential Circuits Based on Conflict Resolution. IEEE Trans. Computers 52(8): 1063-1075 (2003)
17EEDong Xiang, Ai Chen, Jie Wu: Reliable broadcasting in wormhole-routed hypercube-connected networks using local safety information. IEEE Transactions on Reliability 52(2): 245-256 (2003)
16EEDong Xiang, Ai Chen, Jie Wu: Local-Safety-Information-Based Fault-Tolerant Broadcasting in Hypercubes. J. Inf. Sci. Eng. 19(3): 467-478 (2003)
2002
15EEDong Xiang, Shan Gu, Hideo Fujiwara: Non-Scan Design for Testability Based on Fault Oriented Conflict Analysis. Asian Test Symposium 2002: 86-
14EEDong Xiang, Ai Chen, Jie Wu: Fault-Tolerant Broadcasting in Hypercubes via Local Safety Information. ICPADS 2002: 31-36
13EEDong Xiang, Ai Chen: Fault-Tolerant Routing in 2D Tori or Meshes Using Limited-Global-Safety Information. ICPP 2002: 231-238
12EEDong Xiang, Hideo Fujiwara: Handling the pin overhead problem of DFTs for high-quality and at-speed tests. IEEE Trans. on CAD of Integrated Circuits and Systems 21(9): 1105-1113 (2002)
2001
11EEDong Xiang, Yi Xu: A Multiple Phase Partial Scan Design Method. Asian Test Symposium 2001: 17-22
10 Dong Xiang, Yi Xu: Cost-Effective Non-Scan Design for Testability for Actual Testability Improvement. ICCD 2001: 154-160
9EEWenke Lee, Dong Xiang: Information-Theoretic Measures for Anomaly Detection. IEEE Symposium on Security and Privacy 2001: 130-143
8EEDong Xiang, Yi Xu: Partial Reset for Synchronous Sequential Circuits Using Almost Independent Reset Signals. VTS 2001: 82-87
7EEDong Xiang: Fault-Tolerant Routing in Hypercube Multicomputers Using Local Safety Information. IEEE Trans. Parallel Distrib. Syst. 12(9): 942-951 (2001)
6 Dong Xiang, Ai Chen, Jie Wu: Local-Safety-Information-Based Broadcasting in Hypercube Multicomputers with Node and Link Faults. Journal of Interconnection Networks 2(3): 365-378 (2001)
2000
5 Dong Xiang, Yi Xu, Hideo Fujiwara: Non-scan design for testability for synchronous sequential circuits based on conflict analysis. ITC 2000: 520-529
1998
4EEGrace Wahba, Xiwu Lin, Fangyu Gao, Dong Xiang, Ronald Klein, Barbara Klein: The Bias-Variance Tradeoff and the Randomized GACV. NIPS 1998: 620-626
1996
3EEDong Xiang, Srikanth Venkataraman, W. Kent Fuchs, Janak H. Patel: Partial Scan Design Based on Circuit State Information. DAC 1996: 807-812
2 Dong Xiang, Janak H. Patel: A Global Algorithm for the Partial Scan Design Problem Using Circuit State Information. ITC 1996: 548-557
1994
1 Dong Xiang, Dao-zheng Wei: An Optimal Design for Parallel Test Generation Based on Circuit Partitioning. VLSI Design 1994: 297-300

Coauthor Index

1Monica Benito [25]
2Krishnendu Chakrabarty [42]
3Ai Chen [6] [13] [14] [16] [17] [19] [27] [32]
4Ming-Jing Chen [22] [26] [28] [31]
5Mingjing Chen [37] [40]
6Zhen Chen [46] [49] [50] [51]
7Yong Cui [43]
8Quan Du [25]
9Guanghong Duan [34] [38]
10W. Kent Fuchs [3]
11Hideo Fujiwara [5] [12] [15] [18] [21] [22] [28] [30] [31] [35] [36] [37] [42]
12Fangyu Gao [4]
13Jian Gu [23]
14Shan Gu [15] [20] [21]
15Wei Jiang [44]
16Barbara Klein [4]
17Ronald Klein [4]
18Wenke Lee [9]
19Kaiwei Li [26] [30] [35] [36]
20Zhizhou Li [43]
21Xiwu Lin [4]
22J. S. Marron (James Stephen Marron) [25]
23Yi Pan [39] [45] [46] [47] [48]
24Joel Parker [25]
25Janak H. Patel [2] [3] [24]
26Charles M. Perou [25]
27Jie Song [34]
28Jia-Guang Sun (Jiaguang Sun) [20] [22] [27] [28] [29] [32] [35] [36] [40] [41]
29Krishnaiyan Thulasiraman [29]
30Srikanth Venkataraman [3]
31Grace Wahba [4]
32Hui Wang [34] [38]
33Qi Wang [45] [46] [47]
34Dao-zheng Wei [1]
35Jie Wu [6] [14] [16] [17] [29] [39]
36Junyuan Wu [25]
37Yu-Liang Wu (David Yu-Liang Wu) [20] [26]
38Yi Xu [5] [8] [10] [11] [18]
39Boxue Yin [49] [50] [51]
40Shengsheng Yu [23]
41Linxuan Zhang [38]
42Yueli Zhang [39] [41] [48]
43Yang Zhao [42]
44Yaxiong Zhao [43]
45Lin Zhong [23]
46Jingli Zhou [23]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)