dblp.uni-trier.dewww.uni-trier.de

Robert Wille Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
13EEDaniel Große, Robert Wille, Ulrich Kühne, Rolf Drechsler: Contradictory antecedent debugging in bounded model checking. ACM Great Lakes Symposium on VLSI 2009: 173-176
12EERobert Wille, Rolf Drechsler: BDD-based synthesis of reversible logic for large functions. DAC 2009: 270-275
11EERobert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler: Debugging of Toffoli networks. DATE 2009: 1284-1289
10EERobert Wille, Daniel Große, Gerhard W. Dueck, Rolf Drechsler: Reversible Logic Synthesis with Output Permutation. VLSI Design 2009: 189-194
2008
9EERobert Wille, Hoang M. Le, Gerhard W. Dueck, Daniel Große: Quantified Synthesis of Reversible Logic. DATE 2008: 1015-1020
8EERobert Wille, Görschwin Fey, Marc Messing, Gerhard Angst, Lothar Linhard, Rolf Drechsler: Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking. DSD 2008: 542-549
7EEDaniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler: Contradiction Analysis for Constraint-based Random Simulation. FDL 2008: 130-135
6EEDaniel Große, Robert Wille, Gerhard W. Dueck, Rolf Drechsler: Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares. ISMVL 2008: 214-219
5EERobert Wille, Daniel Große, Lisa Teuber, Gerhard W. Dueck, Rolf Drechsler: RevLib: An Online Resource for Reversible Functions and Reversible Circuits. ISMVL 2008: 220-225
4EERobert Wille, Daniel Große, Mathias Soeken, Rolf Drechsler: Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability. ISVLSI 2008: 411-416
2007
3EERobert Wille, Daniel Große: Fast exact Toffoli network synthesis of reversible logic. ICCAD 2007: 60-64
2EERobert Wille, Görschwin Fey, Daniel Große, Stephan Eggersglüß, Rolf Drechsler: SWORD: A SAT like prover using word level information. VLSI-SoC 2007: 88-93
1993
1 Kevin Bolding, Sen-Ching Cheung, Sung-Eun Choi, Carl Ebeling, Soha Hassoun, Ton Anh Ngo, Robert Wille: The chaos router chip: design and implementation of an adaptive router. VLSI 1993: 311-320

Coauthor Index

1Gerhard Angst [8]
2Kevin Bolding [1]
3Sen-Ching Cheung [1]
4Sung-Eun Choi [1]
5Rolf Drechsler [2] [4] [5] [6] [7] [8] [10] [11] [12] [13]
6Gerhard W. Dueck [5] [6] [9] [10] [11]
7Carl Ebeling [1]
8Stephan Eggersglüß [2]
9Görschwin Fey [2] [8]
10Stefan Frehse [11]
11Daniel Große [2] [3] [4] [5] [6] [7] [9] [10] [11] [13]
12Soha Hassoun [1]
13Ulrich Kühne [13]
14Hoang M. Le [9]
15Lothar Linhard [8]
16Marc Messing [8]
17Ton Anh Ngo (Ton Ngo) [1]
18Robert Siegmund [7]
19Mathias Soeken [4]
20Lisa Teuber [5]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)