dblp.uni-trier.dewww.uni-trier.de

John Wawrzynek Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
Home Page

*2009
40EEKrste Asanovic, Rastislav Bodík, James Demmel, Tony Keaveny, Kurt Keutzer, John Kubiatowicz, Nelson Morgan, David A. Patterson, Koushik Sen, John Wawrzynek, David Wessel, Katherine A. Yelick: A view of the parallel computing landscape. Commun. ACM 52(10): 56-67 (2009)
2008
39EEJan M. Rabaey, Daniel Burke, Ken Lutz, John Wawrzynek: Workloads of the Future. IEEE Design & Test of Computers 25(4): 358-365 (2008)
2007
38EEJohn Wawrzynek: Adventures with a Reconfigurable Research Platform. FPL 2007: 3
37EEAlex Krasnov, Andrew Schultz, John Wawrzynek, Greg Gibeling, Pierre-Yves Droz: RAMP Blue: A Message-Passing Manycore System in FPGAs. FPL 2007: 54-61
36EEJohn Wawrzynek, David A. Patterson, Mark Oskin, Shih-Lien Lu, Christoforos E. Kozyrakis, James C. Hoe, Derek Chiou, Krste Asanovic: RAMP: Research Accelerator for Multiple Processors. IEEE Micro 27(2): 46-57 (2007)
2006
35EEAndré DeHon, Randy Huang, John Wawrzynek: Stochastic spatial routing for reconfigurable networks. Microprocessors and Microsystems 30(6): 301-318 (2006)
34EEAndré DeHon, Yury Markovskiy, Eylon Caspi, Michael Chu, Randy Huang, Stylianos Perissakis, Laura Pozzi, Joseph Yeh, John Wawrzynek: Stream computations organized for reconfigurable execution. Microprocessors and Microsystems 30(6): 334-354 (2006)
2005
33 Chen Chang, John Wawrzynek, Pierre-Yves Droz, Robert W. Brodersen: The Design And Application Of A High-End Reconfigurable Computing System. ERSA 2005: 129-136
32 Zohair Hyder, John Wawrzynek: Defect Tolerance in Multiple-FPGA Systems. FPL 2005: 247-254
31EEChen Chang, John Wawrzynek, Robert W. Brodersen: BEE2: A High-End Reconfigurable Computing System. IEEE Design & Test of Computers 22(2): 114-125 (2005)
2004
30EENicholas Weaver, John R. Hauser, John Wawrzynek: The SFRA: a corner-turn FPGA architecture. FPGA 2004: 3-12
2003
29EENicholas Weaver, Yury Markovskiy, Yatish Patel, John Wawrzynek: Post-placement C-slow retiming for the xilinx virtex FPGA. FPGA 2003: 185-194
28EERandy Huang, John Wawrzynek, André DeHon: Stochastic, spatial routing for hypergraphs, trees, and meshes. FPGA 2003: 78-87
27EEJohn Wawrzynek, Keith Diefendorff: Guest Editors' Introduction: Hot Chips 14 - Innovation in the Face of Uncertain Economics. IEEE Micro 23(2): 8-11 (2003)
2002
26EEAndré DeHon, Randy Huang, John Wawrzynek: Hardware-Assisted Fast Routing. FCCM 2002: 205-
25EENicholas Weaver, John Wawrzynek: The Effects of Datapath Placement and C-Slow Retiming on Three Computational Benchmarks. FCCM 2002: 303-
24EEYury Markovskiy, Eylon Caspi, Randy Huang, Joseph Yeh, Michael Chu, John Wawrzynek, André DeHon: Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine. FPGA 2002: 196-205
2001
23EEJohn Lazzaro, John Wawrzynek: A case for network musical performance. NOSSDAV 2001: 157-166
2000
22 Nicholas Weaver, John Wawrzynek: A Comparison of the AES Candidates Amenability to FPGA Implementation. AES Candidate Conference 2000: 28-39
21EETimothy J. Callahan, John Wawrzynek: Adapting software pipelining for reconfigurable computing. CASES 2000: 57-64
20EEEylon Caspi, Michael Chu, Randy Huang, Joseph Yeh, John Wawrzynek, André DeHon: Stream Computations Organized for Reconfigurable Execution (SCORE). FPL 2000: 605-614
19 Timothy J. Callahan, John R. Hauser, John Wawrzynek: The Garp Architecture and C Compiler. IEEE Computer 33(4): 62-69 (2000)
1999
18EEAndré DeHon, John Wawrzynek: Reconfigurable Computing: What, Why, and Implications for Design Automation. DAC 1999: 610-615
17EEWilliam Tsu, Kip Macy, Atul Joshi, Randy Huang, Norman Walker, Tony Tung, Omid Rowhani, George Varghese, John Wawrzynek, André DeHon: HSRA: High-Speed, Hierarchical Synchroous Reconfigurable Array. FPGA 1999: 125-134
16 John Lazzaro, John Wawrzynek: JPEG Quality Transcoding Using Neural Networks Trained With a Perceptual Error Measure. Neural Computation 11(1): 267-296 (1999)
1998
15EEMichael Chu, Nicholas Weaver, Kolja Sulimma, André DeHon, John Wawrzynek: Object Oriented Circuit-Generators in Java. FCCM 1998: 158-166
14EETimothy J. Callahan, Philip Chong, André DeHon, John Wawrzynek: Fast Module Mapping and Placement for Datapaths in FPGAs. FPGA 1998: 123-132
13EETimothy J. Callahan, John Wawrzynek: Instruction-Level Parallelism for Reconfigurable Computing. FPL 1998: 248-257
1997
12EEJohn R. Hauser, John Wawrzynek: Garp: a MIPS processor with a reconfigurable coprocessor. FCCM 1997: 12-21
11EETimothy J. Callahan, John Wawrzynek: Datapath-oriented FPGA mapping and placement for configurable computing. FCCM 1997: 234-235
1996
10EEJohn Lazzaro, John Wawrzynek, Richard Lippmann: A Micropower Analog VLSI HMM State Decoder for Wordspotting. NIPS 1996: 727-733
9 John Wawrzynek, Krste Asanovic, Brian Kingsbury, David Johnson, James Beck, Nelson Morgan: Spert-II: A Vector Microprocessor System. IEEE Computer 29(3): 79-86 (1996)
1995
8EEJohn Lazzaro, John Wawrzynek: A multi-sender asynchronous extension to the AER protocol. ARVLSI 1995: 158-171
7EEJohn Wawrzynek, Krste Asanovic, Brian Kingsbury, James Beck, David Johnson, Nelson Morgan: SPERT-II: A Vector Microprocessor System and its Application to Large Problems in Backpropagation Training. NIPS 1995: 619-625
6EEJohn Lazzaro, John Wawrzynek: Silicon Models for Auditory Scene Analysis. NIPS 1995: 699-705
1993
5EEKrste Asanovic, James Beck, Jerry Feldman, Nelson Morgan, John Wawrzynek: Designing A Connectionist Network Supercomputer. Int. J. Neural Syst. 4(4): 317-326 (1993)
4EEKrste Asanovic, Nelson Morgan, John Wawrzynek: Using simulations of reduced precision arithmetic to design a neuro-microprocessor. VLSI Signal Processing 6(1): 33-44 (1993)
1992
3EEJohn Lazzaro, John Wawrzynek, Misha Mahowald, Massimo Sivilotti, Dave Gillespie: Silicon Auditory Processors as Computer Peripherals. NIPS 1992: 820-827
1991
2 David E. Culler, Anurag Sah, Klaus E. Schauser, Thorsten von Eicken, John Wawrzynek: Fine-Grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine. ASPLOS 1991: 164-175
1EEPaul de Dood, John Wawrzynek, Erwin Liu, Roberto Suaya: A Two-Dimensional Topological Compactor With Octagonal Geometry. DAC 1991: 727-731

Coauthor Index

1Krste Asanovic [4] [5] [7] [9] [36] [40]
2James Beck [5] [7] [9]
3Rastislav Bodík [40]
4Robert W. Brodersen [31] [33]
5Daniel Burke [39]
6Timothy J. Callahan [11] [13] [14] [19] [21]
7Eylon Caspi [20] [24] [34]
8Chen Chang [31] [33]
9Derek Chiou [36]
10Philip Chong [14]
11Michael Chu [15] [20] [24] [34]
12David E. Culler [2]
13André DeHon [14] [15] [17] [18] [20] [24] [26] [28] [34] [35]
14James Demmel [40]
15Keith Diefendorff [27]
16Paul de Dood [1]
17Pierre-Yves Droz [33] [37]
18Thorsten von Eicken [2]
19Jerry Feldman [5]
20Greg Gibeling [37]
21Dave Gillespie [3]
22John R. Hauser [12] [19] [30]
23James C. Hoe [36]
24Randy Huang [17] [20] [24] [26] [28] [34] [35]
25Zohair Hyder [32]
26David Johnson [7] [9]
27Atul Joshi [17]
28Tony Keaveny [40]
29Kurt Keutzer [40]
30Brian Kingsbury [7] [9]
31Christoforos E. Kozyrakis (Christos Kozyrakis) [36]
32Alex Krasnov [37]
33John Kubiatowicz [40]
34John Lazzaro [3] [6] [8] [10] [16] [23]
35Richard Lippmann [10]
36Erwin Liu [1]
37Shih-Lien Lu [36]
38Ken Lutz [39]
39Kip Macy [17]
40Misha Mahowald [3]
41Yury Markovskiy [24] [29] [34]
42Nelson Morgan [4] [5] [7] [9] [40]
43Mark Oskin [36]
44Yatish Patel [29]
45David A. Patterson [36] [40]
46Stylianos Perissakis [34]
47Laura Pozzi [34]
48Jan M. Rabaey [39]
49Omid Rowhani [17]
50Anurag Sah [2]
51Klaus E. Schauser [2]
52Andrew Schultz [37]
53Koushik Sen [40]
54Massimo Sivilotti [3]
55Roberto Suaya [1]
56Kolja Sulimma [15]
57William Tsu [17]
58Tony Tung [17]
59George Varghese [17]
60Norman Walker [17]
61Nicholas Weaver [15] [22] [25] [29] [30]
62David Wessel [40]
63Joseph Yeh [20] [24] [34]
64Katherine A. Yelick [40]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)