dblp.uni-trier.dewww.uni-trier.de

Nishant Sinha

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
14EESagar Chaki, Edmund M. Clarke, Natasha Sharygina, Nishant Sinha: Verification of evolving software via component substitutability analysis. Formal Methods in System Design 32(3): 235-266 (2008)
2007
13EENishant Sinha, Edmund M. Clarke: SAT-Based Compositional Verification Using Lazy Learning. CAV 2007: 39-54
2006
12EEVineet Kahlon, Aarti Gupta, Nishant Sinha: Symbolic Model Checking of Concurrent Programs Using Partial Orders and On-the-Fly Transactions. CAV 2006: 286-299
11EESagar Chaki, Nishant Sinha: Assume-Guarantee Reasoning for Deadlock. FMCAD 2006: 134-144
2005
10EESagar Chaki, Edmund M. Clarke, Nishant Sinha, Prasanna Thati: Automated Assume-Guarantee Reasoning for Simulation Conformance. CAV 2005: 534-547
9EENatasha Sharygina, Sagar Chaki, Edmund M. Clarke, Nishant Sinha: Dynamic Component Substitutability Analysis. FM 2005: 512-528
8EEEdmund M. Clarke, Natasha Sharygina, Nishant Sinha: Program Compatibility Approaches. FMCO 2005: 243-258
7 Edmund M. Clarke, Himanshu Jain, Nishant Sinha: Grand Challenge: Model Check Software. VISSAS 2005: 55-68
6EESagar Chaki, Edmund M. Clarke, Joël Ouaknine, Natasha Sharygina, Nishant Sinha: Concurrent software verification with states, events, and deadlocks. Formal Asp. Comput. 17(4): 461-483 (2005)
2004
5EEMuralidhar Talupur, Nishant Sinha, Ofer Strichman, Amir Pnueli: Range Allocation for Separation Logic. CAV 2004: 148-161
4EESagar Chaki, Edmund M. Clarke, Joël Ouaknine, Natasha Sharygina, Nishant Sinha: State/Event-Based Software Model Checking. IFM 2004: 128-147
2003
3EEFlavio Lerda, Nishant Sinha, Michael Theobald: Symbolic Model Checking of Software. Electr. Notes Theor. Comput. Sci. 89(3): (2003)
2002
2EEDebasis Samanta, Ajit Pal, Nishant Sinha: Synthesis of High Performance Low Power Dynamic CMOS Circuits. ASP-DAC 2002: 99-104
1EEDebasis Samanta, Nishant Sinha, Ajit Pal: Synthesis of High Performance Low Power Dynamic CMOS Circuits. VLSI Design 2002: 99-104

Coauthor Index

1Sagar Chaki [4] [6] [9] [10] [11] [14]
2Edmund M. Clarke [4] [6] [7] [8] [9] [10] [13] [14]
3Aarti Gupta [12]
4Himanshu Jain [7]
5Vineet Kahlon [12]
6Flavio Lerda [3]
7Joël Ouaknine [4] [6]
8Ajit Pal [1] [2]
9Amir Pnueli [5]
10Debasis Samanta [1] [2]
11Natasha Sharygina [4] [6] [8] [9] [14]
12Ofer Strichman [5]
13Muralidhar Talupur [5]
14Prasanna Thati (Prasannaa Thati) [10]
15Michael Theobald [3]

Colors in the list of coauthors

Copyright © Thu Jun 5 07:42:39 2008 by Michael Ley (ley@uni-trier.de)