dblp.uni-trier.dewww.uni-trier.de

Teresa Serrano-Gotarredona Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
32EEJosé Antonio Pérez-Carrasco, Carmen Serrano-Gotarredona, Begoña Acha-Piñero, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco: Advanced Vision Processing Systems: Spike-Based Simulation and Processing. ACIVS 2009: 640-651
2008
31EEJosé Antonio Pérez-Carrasco, Carmen Serrano, Begoña Acha, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco: Event based vision sensing and processing. ICIP 2008: 1392-1395
30EEJuan Antonio Leñero-Bardallo, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco: Compact calibration circuit for large neuromorphic arrays. ISCAS 2008: 1776-1779
29EEJosé Antonio Pérez-Carrasco, Teresa Serrano-Gotarredona, Carmen Serrano-Gotarredona, Begoña Acha, Bernabé Linares-Barranco: High-speed character recognition system based on a complex hierarchical AER architecture. ISCAS 2008: 2150-2153
28EECarlos Zamarreno-Ramos, Rafael Serrano-Gotarredona, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco: LVDS interface for AER links with burst mode operation capability. ISCAS 2008: 644-647
27EELuis Camunas-Mesa, Antonio Acosta-Jimenez, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco: Fully digital AER convolution chip for vision processing. ISCAS 2008: 652-655
26EERafael Serrano-Gotarredona, Teresa Serrano-Gotarredona, Antonio Acosta-Jimenez, Carmen Serrano-Gotarredona, José Antonio Pérez-Carrasco, Bernabé Linares-Barranco, Alejandro Linares-Barranco, Gabriel Jiménez-Moreno, Anton Civit-Ballcels: On Real-Time AER 2-D Convolutions Hardware for Neuromorphic Spike-Based Cortical Processing. IEEE Transactions on Neural Networks 19(7): 1196-1219 (2008)
2007
25EEBernabé Linares-Barranco, Teresa Serrano-Gotarredona: A Physical Interpretation of the Distance Term in Pelgrom's Mismatch Model results in very Efficient CAD. ISCAS 2007: 1561-1564
24EEJesús Costas-Santos, Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Bernabé Linares-Barranco: An AER Contrast Retina with On-Chip Calibration. ISCAS 2007: 3075-3078
23EERafael Serrano-Gotarredona, Teresa Serrano-Gotarredona, Antonio Acosta-Jimenez, Alejandro Linares-Barranco, Gabriel Jiménez-Moreno, Antón Civit Balcells, Bernabé Linares-Barranco: Spike Events Processing for Vision Systems. ISCAS 2007: 841-844
22EEBernabé Linares-Barranco, Teresa Serrano-Gotarredona: On an Efficient CAD Implementation of the Distance Term in Pelgrom's Mismatch Model. IEEE Trans. on CAD of Integrated Circuits and Systems 26(8): 1534-1538 (2007)
2006
21EERafael Serrano-Gotarredona, Teresa Serrano-Gotarredona, Antonio Acosta-Jimenez, Bernabé Linares-Barranco: An arbitrary kernel convolution AER-transceiver chip for real-time image filtering. ISCAS 2006
20EERafael Serrano-Gotarredona, Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Antonio Acosta-Jimenez, Alejandro Linares-Barranco, Rafael Paz-Vicente, Francisco Gomez-Rodriguez: High-speed image processing with AER-based components. ISCAS 2006
19EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco: A Low-Power Current Mode Fuzzy-ART Cell. IEEE Transactions on Neural Networks 17(6): 1666-1673 (2006)
2005
18EERafael Serrano-Gotarredona, Matthias Oster, Patrick Lichtsteiner, Alejandro Linares-Barranco, Rafael Paz-Vicente, Francisco Gomez-Rodriguez, Håvard Kolle Riis, Tobi Delbrück, Shih-Chii Liu, S. Zahnd, Adrian M. Whatley, Rodney J. Douglas, Philipp Häfliger, Gabriel Jiménez-Moreno, Antón Civit, Teresa Serrano-Gotarredona, Antonio Acosta-Jimenez, Bernabé Linares-Barranco: AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems. NIPS 2005
2004
17 Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Bernabé Linares-Barranco: Hardware implementation of complex reaction-diffusion neural networks using log-domain techniques. ISCAS (1) 2004: 301-304
16 Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Luis A. Camuñas: On leakage current temperature characterization using sub-pico-ampere circuit techniques. ISCAS (1) 2004: 361-364
15 Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Gustavo Vicente-Sánchez: On mismatch properties of MOS and resistors calibrated ladder structures. ISCAS (1) 2004: 377-380
14EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco, Jesús Velarde-Ramírez: A precise CMOS mismatch model for analog design from weak to strong inversion. ISCAS (1) 2004: 753-756
13 Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, J. Ramos-Martos, J. Ceballos-Cáaceres, J. M. Mora, Alejandro Linares-Barranco: A precise 90/spl deg/ quadrature OTA-C VCO between 50-130 MHz. ISCAS (4) 2004: 541-544
12 Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Jesús Costas-Santos: A new charge-packet driven mismatch-calibrated integrate-and-fire neuron for processing positive and negative signals in AER based systems. ISCAS (5) 2004: 744-747
2000
11EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco, Andreas G. Andreou: Programmable Kernel Analog VLSI Convolution Chip for Real Time Vision Processing. IJCNN (4) 2000: 62-65
10EETeresa Serrano-Gotarredona, Andreas G. Andreou, Bernabé Linares-Barranco: A Programmable VLSI Filter Architecture for Application in Real-Time Vision Processing Systems. Int. J. Neural Syst. 10(3): 179-190 (2000)
1999
9EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco, Andreas G. Andreou: A general subthreshold MOS translinear theorem. ISCAS (2) 1999: 302-305
8EETeresa Serrano-Gotarredona, Andreas G. Andreou, Bernabé Linares-Barranco: Programmable 2D image filter for AER vision processing. ISCAS (4) 1999: 159-162
7EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco: Adaptive Resonance Theory Microchips. IWANN (1) 1999: 737-746
6EETeresa Serrano-Gotarredona, Ángel Rodríguez-Vázquez: On the Design of Second Order Dynamics Reaction-Diffusion CNNs. VLSI Signal Processing 23(2-3): 351-372 (1999)
1996
5EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco: A real-time clustering microchip neural engine. IEEE Trans. VLSI Syst. 4(2): 195-209 (1996)
4EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco: A Modified ART 1 Algorithm more Suitable for VLSI Implementations. Neural Networks 9(6): 1025-1043 (1996)
1995
3 Teresa Serrano-Gotarredona, Bernabé Linares-Barranco: Experimental Results of an Analog Current-Mode ART1 Chip. ISCAS 1995: 1672-1675
1994
2 Teresa Serrano-Gotarredona, Bernabé Linares-Barranco: A Modular Current-Mode High-Precision Winner-Take-All Circuit. ISCAS 1994: 557-560
1EETeresa Serrano-Gotarredona, Bernabé Linares-Barranco, José Luis Huertas: A Real Time Clustering CMOS Neural Engine. NIPS 1994: 755-762

Coauthor Index

1Begoña Acha [29] [31]
2Begoña Acha-Piñero [32]
3Antonio Acosta-Jimenez [18] [20] [21] [23] [26] [27]
4Andreas G. Andreou [8] [9] [10] [11]
5Antonio Abad Civit Balcells (Antón Civit Balcells, Antón Civit) [18] [23]
6Luis A. Camuñas [16]
7Luis Camunas-Mesa [27]
8J. Ceballos-Cáaceres [13]
9Anton Civit-Ballcels [26]
10Jesús Costas-Santos [12] [24]
11Tobi Delbrück [18]
12Rodney J. Douglas [18]
13Francisco Gomez-Rodriguez [18] [20]
14Philipp Häfliger [18]
15José Luis Huertas (José L. Huertas) [1]
16Gabriel Jiménez-Moreno [18] [23] [26]
17Juan Antonio Leñero-Bardallo [30]
18Patrick Lichtsteiner [18]
19Alejandro Linares-Barranco [13] [18] [20] [23] [26]
20Bernabé Linares-Barranco [1] [2] [3] [4] [5] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32]
21Shih-Chii Liu [18]
22J. M. Mora [13]
23Matthias Oster [18]
24Rafael Paz-Vicente (R. Paz) [18] [20]
25José Antonio Pérez-Carrasco [26] [29] [31] [32]
26J. Ramos-Martos [13]
27Håvard Kolle Riis [18]
28Ángel Rodríguez-Vázquez [6]
29Carmen Serrano (Carmen Serrano-Gotarredona) [26] [29] [31] [32]
30Rafael Serrano-Gotarredona [12] [15] [16] [17] [18] [20] [21] [23] [24] [26] [28]
31Jesús Velarde-Ramírez [14]
32Gustavo Vicente-Sánchez [15]
33Adrian M. Whatley [18]
34S. Zahnd [18]
35Carlos Zamarreno-Ramos [28]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)