Herman Schmit Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
Home Page

48EEHerman Schmit, Amit Gupta, Radu Ciobanu: Placement challenges for structured ASICs. ISPD 2008: 84-86
47 Herman Schmit, Steven J. E. Wilton: Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, FPGA 2005, Monterey, California, USA, February 20-22, 2005 ACM 2005
46EEHerman Schmit, Vikas Chandra: Layout techniques for FPGA switch blocks. IEEE Trans. VLSI Syst. 13(1): 96-105 (2005)
45 Russell Tessier, Herman Schmit: Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, FPGA 2004, Monterey, California, USA, February 22-24, 2004 ACM 2004
44EER. Reed Taylor, Herman Schmit: Enabling energy efficiency in via-patterned gate array devices. DAC 2004: 874-878
43EEVikas Chandra, Anthony Xu, Herman Schmit, Lawrence T. Pileggi: An Interconnect Channel Design Methodology for High Performance Integrated Circuits. DATE 2004: 1138-1143
42EEVikas Chandra, Herman Schmit, Anthony Xu, Lawrence T. Pileggi: A power aware system level interconnect design methodology for latency-insensitive systems. ICCAD 2004: 275-282
41EER. Reed Taylor, Herman Schmit: Creating a power-aware structured ASIC. ISLPED 2004: 74-77
40EETheo Theocharides, Greg M. Link, Eric J. Swankoski, Narayanan Vijaykrishnan, Mary Jane Irwin, Herman Schmit: Evaluating Alternative Implementations for LDPC Decoder Check Node Function. ISVLSI 2004: 77-82
39EEVikas Chandra, Anthony Xu, Herman Schmit: A low power approach to system level pipelined interconnect design. SLIP 2004: 45-52
38EELawrence T. Pileggi, Herman Schmit, Andrzej J. Strojwas, Padmini Gopalakrishnan, V. Kheterpal, Aneesh Koorapaty, Chetan Patel, V. Rovner, K. Y. Tong: Exploring regular fabrics to optimize the performance-cost trade-off. DAC 2003: 782-787
37EEAneesh Koorapaty, Vikas Chandra, K. Y. Tong, Chetan Patel, Lawrence T. Pileggi, Herman Schmit: Heterogeneous Programmable Logic Block Architectures. DATE 2003: 11118-11119
36EEBenjamin A. Levine, Herman Schmit: Efficient Application Representation for HASTE: Hybrid Architectures with a Single, Transformable Executable. FCCM 2003: 101-110
35EEHiroto Kagotani, Herman Schmit: Asynchronous PipeRench: Architecture and Performance Estimations. FCCM 2003: 121-
34EEHerman Schmit: Extra-dimensional Island-Style FPGAs. FPL 2003: 406-415
33EEAneesh Koorapaty, Lawrence T. Pileggi, Herman Schmit: Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics. FPL 2003: 426-436
32EEMatthew Moe, Herman Schmit: Floorplanning of pipelined array modules using sequence pairs. ISPD 2003: 143-150
31EEChetan Patel, Anthony Cozzie, Herman Schmit, Lawrence T. Pileggi: An architectural exploration of via patterned gate arrays. ISPD 2003: 184-189
30EEHerman Schmit, Thomas Kroll, Max Khusid, Ivan S. Kourtev, Narayanan Vijaykrishnan, David L. Landis: The Sandbox Design Experience Course. MSE 2003: 39-40
29EEThomas Kroll, Herman Schmit, Dave Landis: CAD Tool Support For A Multi-University Soc Certificate Program: The Digital Sandbox. MSE 2003: 47-48
28EEDavid Whelihan, Herman Schmit: Memory optimization in single chip network switch fabrics. DAC 2002: 530-535
27EEHerman Schmit, Benjamin A. Levine, Benjamin Ylvisaker: Queue Machines: Hardware Compilation in Hardware. FCCM 2002: 152-
26EEHerman Schmit, Vikas Chandra: FPGA switch block layout and evaluation. FPGA 2002: 11-18
25EESilviu M. S. A. Chiricescu, Michael A. Schuette, Robin Glinton, Herman Schmit: Morphable Multipliers. FPL 2002: 647-656
24EEVikas Chandra, Herman Schmit: Simultaneous Optimization of Driving Buffer and Routing Switch Sizes in an FPGA using an Iso-Area Approach. ISVLSI 2002: 35-40
23 Silviu M. S. A. Chiricescu, Michael A. Schuette, Herman Schmit, Robin Glinton: Synthesis of Morphable Multipliers. IWLS 2002: 109-113
22EEPradeep K. Khosla, Herman Schmit, Mary Jane Irwin, Narayanan Vijaykrishnan, Tom Cain, Steven P. Levitan, Dave Landis: SoC Design Skills: Collaboration Builds a Stronger SoC Design Team. MSE 2001: 42-43
21EEBenjamin A. Levine, R. Reed Taylor, Herman Schmit: Implementation of Near Shannon Limit Error-Correcting Codes Using Reconfigurable Hardware. FCCM 2000: 217-226
20EEHerman Schmit, Ray Andraka, Philip Friedin, Satnam Singh, Tim Southgate: The John Henry Syndrome (panel session)(abstract only): humans vs. machines as FPGA designers. FPGA 2000: 101
19EEHerman Schmit, David Whelihan, Peter Kamarchik, Frank Gennari: Scalable interconnect and power distribution for island-style FPGAs (poster abstract). FPGA 2000: 221
18EEYuan C. Chou, Pazhani Pillai, Herman Schmit, John Paul Shen: PipeRench implementation of the instruction path coprocessor. MICRO 2000: 147-158
17 Seth Copen Goldstein, Herman Schmit, Mihai Budiu, Srihari Cadambi, Matthew Moe, R. Reed Taylor: PipeRench: A Reconfigurable Architecture and Compiler. IEEE Computer 33(4): 70-77 (2000)
16EEHerman Schmit, Srihari Cadambi, Matthew Moe, Seth Copen Goldstein: Pipeline Reconfigurable FPGAs. VLSI Signal Processing 24(2-3): 129-146 (2000)
15EEChristopher Inacio, Herman Schmit, David Nagle, Andrew Ryan, Donald E. Thomas, Yingfai Tong, Ben Klass: Vertical Benchmarks for CAD. DAC 1999: 408-413
14EERonald Laufer, R. Reed Taylor, Herman Schmit: PCI-PipeRench and the SWORDAPI: A System for Stream-Based Reconfigurable Computing. FCCM 1999: 200-208
13EEHerman Schmit: Extra-Dimensional Island-Style FPGAs. FPGA 1999: 247
12EESeth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, Ronald Laufer: PipeRench: A Coprocessor for Streaming multimedia Acceleration. ISCA 1999: 28-39
11EEBharath Ramasubramanian, Herman Schmit, L. Richard Carley: Mixed-swing quadrail for low power dual-rail domino logic. ISLPED 1999: 82-84
10EEMatthew Moe, Herman Schmit, Seth Copen Goldstein: Characterization and Parameterization of a Pipeline Reconfigurable FPGA. FCCM 1998: 294-
9EESrihari Cadambi, Jeffrey Weener, Seth Copen Goldstein, Herman Schmit, Donald E. Thomas: Managing Pipeline-Reconfigurable FPGAs. FPGA 1998: 55-64
8EEHerman Schmit, Donald E. Thomas: Address generation for memories containing multiple arrays. IEEE Trans. on CAD of Integrated Circuits and Systems 17(5): 377-385 (1998)
7EEHerman Schmit: Incremental reconfiguration for pipelined applications. FCCM 1997: 47-55
6EEHerman Schmit: Is Reconfigurable Computing Commercially Viable (panel)? FPGA 1997: 101
5EEHerman Schmit, Donald E. Thomas: Synthesis of application-specific memory designs. IEEE Trans. VLSI Syst. 5(1): 101-111 (1997)
4EEHerman Schmit, Donald E. Thomas: Hidden Markov modeling and fuzzy controllers in FPGAs. FCCM 1995: 214-221
3EEHerman Schmit, Donald E. Thomas: Address generation for memories containing multiple arrays. ICCAD 1995: 510-514
2EEHerman Schmit, Donald E. Thomas: Array mapping in behavioral synthesis. ISSS 1995: 90-95
1EEDonald E. Thomas, Jay K. Adams, Herman Schmit: A Model and Methodology for Hardware-Software Codesign. IEEE Design & Test of Computers 10(3): 6-15 (1993)

Coauthor Index

1Jay K. Adams [1]
2Ray Andraka [20]
3Mihai Budiu [12] [17]
4Srihari Cadambi [9] [12] [16] [17]
5Tom Cain [22]
6L. Richard Carley [11]
7Vikas Chandra [24] [26] [37] [39] [42] [43] [46]
8Silviu M. S. A. Chiricescu [23] [25]
9Yuan C. Chou [18]
10Radu Ciobanu [48]
11Anthony Cozzie [31]
12Philip Friedin [20]
13Frank Gennari [19]
14Robin Glinton [23] [25]
15Seth Copen Goldstein [9] [10] [12] [16] [17]
16Padmini Gopalakrishnan [38]
17Amit Gupta [48]
18Christopher Inacio [15]
19Mary Jane Irwin [22] [40]
20Hiroto Kagotani [35]
21Peter Kamarchik [19]
22V. Kheterpal [38]
23Pradeep K. Khosla [22]
24Max Khusid [30]
25Ben Klass [15]
26Aneesh Koorapaty [33] [37] [38]
27Ivan S. Kourtev [30]
28Thomas Kroll [29] [30]
29Dave Landis [22] [29]
30David L. Landis [30]
31Ronald Laufer [12] [14]
32Benjamin A. Levine [21] [27] [36]
33Steven P. Levitan [22]
34Greg M. Link [40]
35Matthew Moe [10] [12] [16] [17] [32]
36David Nagle [15]
37Chetan Patel [31] [37] [38]
38Lawrence T. Pileggi (Larry T. Pileggi, Lawrence T. Pillage) [31] [33] [37] [38] [42] [43]
39Pazhani Pillai [18]
40Bharath Ramasubramanian [11]
41V. Rovner [38]
42Andrew Ryan [15]
43Michael A. Schuette [23] [25]
44John Paul Shen [18]
45Satnam Singh [20]
46Tim Southgate [20]
47Andrzej J. Strojwas [38]
48Eric J. Swankoski [40]
49R. Reed Taylor [12] [14] [17] [21] [41] [44]
50Russell Tessier [45]
51Theo Theocharides [40]
52Donald E. Thomas [1] [2] [3] [4] [5] [8] [9] [15]
53K. Y. Tong [37] [38]
54Yingfai Tong [15]
55Narayanan Vijaykrishnan (Vijaykrishnan Narayanan) [22] [30] [40]
56Jeffrey Weener [9]
57David Whelihan [19] [28]
58Steven J. E. Wilton [47]
59Anthony Xu [39] [42] [43]
60Benjamin Ylvisaker [27]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)