dblp.uni-trier.dewww.uni-trier.de

Jaijeet S. Roychowdhury Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
67EEPrateek Bhansali, Jaijeet S. Roychowdhury: Gen-Adler: the Generalized Adler's equation for injection locking analysis in oscillators. ASP-DAC 2009: 522-527
2008
66 Sani R. Nassif, Jaijeet S. Roychowdhury: 2008 International Conference on Computer-Aided Design (ICCAD'08), November 10-13, 2008, San Jose, CA, USA IEEE 2008
65EEChenjie Gu, Jaijeet S. Roychowdhury: An efficient, fully nonlinear, variability-aware non-monte-carlo yield estimation procedure with applications to SRAM cells and ring oscillators. ASP-DAC 2008: 754-761
64EEDavid Binkley, Helmut E. Graeb, Georges G. E. Gielen, Jaijeet S. Roychowdhury: From Transistor to PLL - Analogue Design and EDA Methods. DATE 2008
63EEPrateek Bhansali, Shweta Srivastava, Xiaolue Lai, Jaijeet S. Roychowdhury: Comprehensive procedure for fast and accurate coupled oscillator network simulation. ICCAD 2008: 815-820
62EEChenjie Gu, Jaijeet S. Roychowdhury: Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems. ICCAD 2008: 85-92
61EEShatam Agarwal, Jaijeet S. Roychowdhury: Efficient Multiscale Simulations of Circadian Rhythms Using Automated Phase Macomodelling Techniques. Pacific Symposium on Biocomputing 2008: 402-413
60EETing Mei, Jaijeet S. Roychowdhury: A Time-Domain Oscillator Envelope Tracking Algorithm Employing Dual Phase Conditions. IEEE Trans. on CAD of Integrated Circuits and Systems 27(1): 59-69 (2008)
59EENing Dong, Jaijeet S. Roychowdhury: General-Purpose Nonlinear Model-Order Reduction Using Piecewise-Polynomial Representations. IEEE Trans. on CAD of Integrated Circuits and Systems 27(2): 249-264 (2008)
2007
58EES. Dabas, Ning Dong, Jaijeet S. Roychowdhury: Automated Extraction of Accurate Delay/Timing Macromodels of Digital Gates and Latches using Trajectory Piecewise Methods. ASP-DAC 2007: 361-366
57EEXiaolue Lai, Jaijeet S. Roychowdhury: Advanced tools for simulation and design of oscillators/PLLs. ASP-DAC 2007: 442-449
56EEShweta Srivastava, Jaijeet S. Roychowdhury: Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations. DAC 2007: 136-141
55EEZhichun Wang, Xiaolue Lai, Jaijeet S. Roychowdhury: PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels. DAC 2007: 142-147
54EEJaijeet S. Roychowdhury: Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations. DAC 2007: 574-575
53EEShweta Srivastava, Jaijeet S. Roychowdhury: Rapid and accurate latch characterization via direct Newton solution of setup/hold times. DATE 2007: 1006-1011
52EETing Mei, Jaijeet S. Roychowdhury: Small-Signal Analysis of Oscillators Using Generalized Multitime Partial Differential Equations. IEEE Trans. on CAD of Integrated Circuits and Systems 26(6): 1054-1069 (2007)
2006
51EEXiaolue Lai, Jaijeet S. Roychowdhury: Fast simulation of large networks of nanotechnological and biochemical oscillators for investigating self-organization phenomena. ASP-DAC 2006: 273-278
50EEPrashant Goyal, Xiaolue Lai, Jaijeet S. Roychowdhury: A fast methodology for first-time-correct design of PLLs using nonlinear phase-domain VCO macromodels. ASP-DAC 2006: 291-296
49EEXiaolue Lai, Jaijeet S. Roychowdhury: Macromodelling oscillators using Krylov-subspace methods. ASP-DAC 2006: 527-532
48EEXiaolue Lai, Jaijeet S. Roychowdhury: A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators. DAC 2006: 1017-1022
47EETing Mei, Jaijeet S. Roychowdhury: A robust envelope following method applicable to both non-autonomous and oscillatory circuits. DAC 2006: 1029-1034
46EETing Mei, Jaijeet S. Roychowdhury: Efficient AC analysis of oscillators using least-squares methods. DATE 2006: 263-268
45EEXiaolue Lai, Jaijeet S. Roychowdhury: TP-PPV: piecewise nonlinear, time-shifted oscillator macromodel extraction for fast, accurate PLL simulation. ICCAD 2006: 269-274
44EETing Mei, Jaijeet S. Roychowdhury: PPV-HB: harmonic balance for oscillator/PLL phase macromodels. ICCAD 2006: 283-288
43EEJaijeet S. Roychowdhury, Robert C. Melville: Delivering global DC convergence for large mixed-signal circuits via homotopy/continuation methods. IEEE Trans. on CAD of Integrated Circuits and Systems 25(1): 66-78 (2006)
2005
42EEXiaolue Lai, Yayun Wan, Jaijeet S. Roychowdhury: Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop non-idealities and supply noise. ASP-DAC 2005: 459-464
41EEYayun Wan, Jaijeet S. Roychowdhury: Operator-based model-order reduction of linear periodically time-varying systems. DAC 2005: 391-396
40EENing Dong, Jaijeet S. Roychowdhury: Automated nonlinear Macromodelling of output buffers for high-speed digital applications. DAC 2005: 51-56
39 Ting Mei, Jaijeet S. Roychowdhury: An efficient and robust technique for tracking amplitude and frequency envelopes in oscillators. ICCAD 2005: 599-603
38 Ting Mei, Jaijeet S. Roychowdhury: Oscillator-AC: restoring rigour to linearized small-signal analysis of oscillators. ICCAD 2005: 604-609
37 Kapil D. Boianapally, Ting Mei, Jaijeet S. Roychowdhury: A multi-harmonic probe technique for computing oscillator steady states. ICCAD 2005: 610-613
36EEJaijeet S. Roychowdhury: Exact Analytical Equations for Predicting Nonlinear Phase Errors and Jitter in Ring Oscillators. VLSI Design 2005: 516-521
35EESachin S. Sapatnekar, Jaijeet S. Roychowdhury, Ramesh Harjani: High-Speed Interconnect Technology: On-Chip and Off-Chip. VLSI Design 2005: 7-
34EEZhe Wang, Rajeev Murgai, Jaijeet S. Roychowdhury: ADAMIN: automated, accurate macromodeling of digital aggressors for power and ground supply noise prediction. IEEE Trans. on CAD of Integrated Circuits and Systems 24(1): 56-64 (2005)
33EETing Mei, Jaijeet S. Roychowdhury, Todd S. Coffey, Scott A. Hutchinson, David M. Day: Robust, stable time-domain methods for solving MPDEs of fast/slow systems. IEEE Trans. on CAD of Integrated Circuits and Systems 24(2): 226-239 (2005)
2004
32EEPraveen Ghanta, Zheng Li, Jaijeet S. Roychowdhury: Analytical expressions for phase noise eigenfunctions of LC oscillators. ASP-DAC 2004: 175-180
31EETing Mei, Jaijeet S. Roychowdhury, Todd S. Coffey, Scott A. Hutchinson, David M. Day: Robust, stable time-domain methods for solving MPDEs of fast/slow systems. DAC 2004: 848-853
30EEZhe Wang, Rajeev Murgai, Jaijeet S. Roychowdhury: Automated, Accurate Macromodelling of Digital Aggressors for Power/Ground/Substrate Noise Prediction. DATE 2004: 824-829
29EEXiaolue Lai, Jaijeet S. Roychowdhury: Automated oscillator macromodelling techniques for capturing amplitude variations and injection locking. ICCAD 2004: 687-694
28 Zhe Wang, Rajeev Murgai, Jaijeet S. Roychowdhury: Macromodeling of digital libraries for substrate noise analysis. ISCAS (5) 2004: 516-519
27EEJaijeet S. Roychowdhury: Algorithmic Macromodelling Methods for Mixed-Signal Systems. VLSI Design 2004: 141-
2003
26EENing Dong, Jaijeet S. Roychowdhury: Piecewise polynomial nonlinear model reduction. DAC 2003: 484-489
25EEAlper Demir, Jaijeet S. Roychowdhury: A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications. IEEE Trans. on CAD of Integrated Circuits and Systems 22(2): 188-197 (2003)
2002
24EEJaijeet S. Roychowdhury: A time-domain RF steady-state method for closely spaced tones. DAC 2002: 510-513
23EEJaijeet S. Roychowdhury: Making Fourier-envelope simulation robust. ICCAD 2002: 240-245
22EEJaijeet S. Roychowdhury: Theory and algorithms for RF sensitivity computation. ISCAS (5) 2002: 225-228
21 Jaijeet S. Roychowdhury: Optical Systems 101 for EDA Practitioners. IWLS 2002: 397
2001
20EEPiet Wambacq, Gerd Vandersteen, Joel R. Phillips, Jaijeet S. Roychowdhury, Wolfgang Eberle, Baolin Yang, David E. Long, Alper Demir: CAD for RF circuits. DATE 2001: 520-529
19EEAlper Demir, David E. Long, Jaijeet S. Roychowdhury: Computing Phase Noise Eigenfunctions Directly from Harmonic Balance/Shooting Matrices. VLSI Design 2001: 283-
2000
18 Alper Demir, David E. Long, Jaijeet S. Roychowdhury: Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices. ICCAD 2000: 283-288
17 Laurence Nagel, Jaijeet S. Roychowdhury: Computer-aided Design of RF Communication Systems: Techniques and Challenges. VLSI Design 2000: 6
1999
16EEJaijeet S. Roychowdhury: Reduced-Order Modelling of Time-Varying Systems. ASP-DAC 1999: 53-56
15EEOnuttom Narayan, Jaijeet S. Roychowdhury: Analysing Forced Oscillators with Multiple Time Scales. ASP-DAC 1999: 57-60
14EEOnuttom Narayan, Jaijeet S. Roychowdhury: Multi-Time Simulation of Voltage-Controlled Oscillators. DAC 1999: 629-634
13EEOnuttom Narayan, Jaijeet S. Roychowdhury: Analyzing Forced Oscillators with Multiple Time Scales. VLSI Design 1999: 621-
1998
12EEAlper Demir, Amit Mehrotra, Jaijeet S. Roychowdhury: Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation. DAC 1998: 26-31
11EEAl Dunlop, Alper Demir, Peter Feldmann, Sharad Kapur, David E. Long, Robert C. Melville, Jaijeet S. Roychowdhury: Tools and Methodology for RF IC Design. DAC 1998: 414-420
10EEJaijeet S. Roychowdhury, Alper Demir: Estimating noise in RF systems. ICCAD 1998: 199-202
9EEJaijeet S. Roychowdhury: Reduced-order modelling of linear time-varying systems. ICCAD 1998: 92-95
1997
8EEJaijeet S. Roychowdhury: Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits. DAC 1997: 269-274
1996
7EEJaijeet S. Roychowdhury, Robert C. Melville: Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits. DAC 1996: 286-291
6EEPeter Feldmann, Jaijeet S. Roychowdhury: Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm. ICCAD 1996: 295-300
5EESharad Kapur, David E. Long, Jaijeet S. Roychowdhury: Efficient time-domain simulation of frequency-dependent elements. ICCAD 1996: 569-573
1994
4EEJaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson: Algorithms for the transient simulation of lossy interconnect. IEEE Trans. on CAD of Integrated Circuits and Systems 13(1): 96-104 (1994)
1992
3EEJaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson: Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time. DAC 1992: 75-80
1991
2EEJaijeet S. Roychowdhury, Donald O. Pederson: Efficient Transient Simulation of Lossy Interconnect. DAC 1991: 740-745
1 Jaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson: An Impulse-Response Based Linear Time-Complexity Algorithm for Lossy Interconnect Simulation. ICCAD 1991: 62-65

Coauthor Index

1Shatam Agarwal [61]
2Prateek Bhansali [63] [67]
3David Binkley [64]
4Kapil D. Boianapally [37]
5Todd S. Coffey [31] [33]
6S. Dabas [58]
7David M. Day [31] [33]
8Alper Demir [10] [11] [12] [18] [19] [20] [25]
9Ning Dong [26] [40] [58] [59]
10Al Dunlop [11]
11Wolfgang Eberle [20]
12Peter Feldmann [6] [11]
13Praveen Ghanta [32]
14Georges G. E. Gielen [64]
15Prashant Goyal [50]
16Helmut E. Graeb (Helmut Gräb) [64]
17Chenjie Gu [62] [65]
18Ramesh Harjani [35]
19Scott A. Hutchinson [31] [33]
20Sharad Kapur [5] [11]
21Xiaolue Lai [29] [42] [45] [48] [49] [50] [51] [55] [57] [63]
22Zheng Li [32]
23David E. Long [5] [11] [18] [19] [20]
24Amit Mehrotra [12]
25Ting Mei [31] [33] [37] [38] [39] [44] [46] [47] [52] [60]
26Robert C. Melville [7] [11] [43]
27Rajeev Murgai [28] [30] [34]
28Laurence Nagel [17]
29Onuttom Narayan [13] [14] [15]
30Sani R. Nassif [66]
31A. Richard Newton [1] [3] [4]
32Donald O. Pederson [1] [2] [3] [4]
33Joel R. Phillips [20]
34Sachin S. Sapatnekar [35]
35Shweta Srivastava [53] [56] [63]
36Gerd Vandersteen [20]
37Piet Wambacq [20]
38Yayun Wan [41] [42]
39Zhe Wang [28] [30] [34]
40Zhichun Wang [55]
41Baolin Yang [20]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)