dblp.uni-trier.dewww.uni-trier.de

Stephen T. Quay Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2008
22EEZhuo Li, Charles J. Alpert, Shiyan Hu, Tuhin Muhmud, Stephen T. Quay, Paul G. Villarrubia: Fast interconnect synthesis with layer assignment. ISPD 2008: 71-77
2007
21EEShrirang K. Karandikar, Charles J. Alpert, Mehmet Can Yildiz, Paul Villarrubia, Stephen T. Quay, T. Mahmud: Fast Electrical Correction Using Resizing and Buffering. ASP-DAC 2007: 553-558
20EEZhuo Li, Charles J. Alpert, Stephen T. Quay, Sachin S. Sapatnekar, Weiping Shi: Probabilistic Congestion Prediction with Partial Blockages. ISQED 2007: 841-846
19EECharles J. Alpert, Shrirang K. Karandikar, Zhuo Li, Gi-Joon Nam, Stephen T. Quay, Haoxing Ren, Cliff C. N. Sze, Paul G. Villarrubia, Mehmet Can Yildiz: The nuts and bolts of physical synthesis. SLIP 2007: 89-94
2004
18EECharles J. Alpert, Milos Hrkic, Jiang Hu, Stephen T. Quay: Fast and flexible buffer trees that navigate the physical layout environment. DAC 2004: 24-29
17EECharles J. Alpert, Milos Hrkic, Stephen T. Quay: A fast algorithm for identifying good buffer insertion candidate locations. ISPD 2004: 47-52
16EECharles J. Alpert, Chris C. N. Chu, Gopal Gandham, Milos Hrkic, Jiang Hu, Chandramouli V. Kashyap, Stephen T. Quay: Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique. IEEE Trans. on CAD of Integrated Circuits and Systems 23(1): 136-141 (2004)
15EECharles J. Alpert, Gopal Gandham, Milos Hrkic, Jiang Hu, Stephen T. Quay, Cliff C. N. Sze: Porosity-aware buffered Steiner tree construction. IEEE Trans. on CAD of Integrated Circuits and Systems 23(4): 517-526 (2004)
2003
14EECharles J. Alpert, Gopal Gandham, Milos Hrkic, Jiang Hu, Stephen T. Quay: Porosity aware buffered steiner tree construction. ISPD 2003: 158-165
13EEJiang Hu, Charles J. Alpert, Stephen T. Quay, Gopal Gandham: Buffer insertion with adaptive blockage avoidance. IEEE Trans. on CAD of Integrated Circuits and Systems 22(4): 492-498 (2003)
2002
12EECharles J. Alpert, Chris C. N. Chu, Gopal Gandham, Milos Hrkic, Jiang Hu, Chandramouli V. Kashyap, Stephen T. Quay: Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique. ISPD 2002: 104-109
11EEJiang Hu, Charles J. Alpert, Stephen T. Quay, Gopal Gandham: Buffer insertion with adaptive blockage avoidance. ISPD 2002: 92-97
10EECharles J. Alpert, Anirudh Devgan, John P. Fishburn, Stephen T. Quay: Correction to "interconnect synthesis without wire tapering". IEEE Trans. on CAD of Integrated Circuits and Systems 21(4): 497-497 (2002)
2001
9EECharles J. Alpert, Gopal Gandham, Jiang Hu, José Luis Neves, Stephen T. Quay, Sachin S. Sapatnekar: Steiner tree optimization for buffers. Blockages and bays. ISCAS (5) 2001: 399-402
8EECharles J. Alpert, Milos Hrkic, Jiang Hu, Andrew B. Kahng, John Lillis, Bao Liu, Stephen T. Quay, Sachin S. Sapatnekar, A. J. Sullivan, Paul Villarrubia: Buffered Steiner trees for difficult instances. ISPD 2001: 4-9
7EECharles J. Alpert, Anirudh Devgan, John P. Fishburn, Stephen T. Quay: Interconnect synthesis without wire tapering. IEEE Trans. on CAD of Integrated Circuits and Systems 20(1): 90-104 (2001)
6EECharles J. Alpert, Gopal Gandham, Jiang Hu, José Luis Neves, Stephen T. Quay, Sachin S. Sapatnekar: Steiner tree optimization for buffers, blockages, and bays. IEEE Trans. on CAD of Integrated Circuits and Systems 20(4): 556-562 (2001)
2000
5EEJosé Luis Neves, Stephen T. Quay: Buffer Library Selection. ICCD 2000: 221-226
1999
4EECharles J. Alpert, Anirudh Devgan, Stephen T. Quay: Buffer Insertion with Accurate Gate and Interconnect Delay Computation. DAC 1999: 479-484
3EECharles J. Alpert, Anirudh Devgan, Stephen T. Quay: Is wire tapering worthwhile? ICCAD 1999: 430-436
2EECharles J. Alpert, Anirudh Devgan, Stephen T. Quay: Buffer insertion for noise and delay optimization. IEEE Trans. on CAD of Integrated Circuits and Systems 18(11): 1633-1645 (1999)
1998
1EECharles J. Alpert, Anirudh Devgan, Stephen T. Quay: Buffer Insertion for Noise and Delay Optimization. DAC 1998: 362-367

Coauthor Index

1Charles J. Alpert [1] [2] [3] [4] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22]
2Chris C. N. Chu (Chris Chu, Chris Chong-Nuen Chu) [12] [16]
3Anirudh Devgan [1] [2] [3] [4] [7] [10]
4John P. Fishburn [7] [10]
5Gopal Gandham [6] [9] [11] [12] [13] [14] [15] [16]
6Milos Hrkic [8] [12] [14] [15] [16] [17] [18]
7Jiang Hu [6] [8] [9] [11] [12] [13] [14] [15] [16] [18]
8Shiyan Hu [22]
9Andrew B. Kahng [8]
10Shrirang K. Karandikar [19] [21]
11Chandramouli V. Kashyap [12] [16]
12Zhuo Li [19] [20] [22]
13John Lillis [8]
14Bao Liu [8]
15T. Mahmud [21]
16Tuhin Muhmud [22]
17Gi-Joon Nam [19]
18José Luis Neves [5] [6] [9]
19Haoxing Ren [19]
20Sachin S. Sapatnekar [6] [8] [9] [20]
21Weiping Shi [20]
22A. J. Sullivan [8]
23Cliff C. N. Sze (Chin Ngai Sze, Cliff N. Sze) [15] [19]
24Paul G. Villarrubia (Paul Villarrubia) [8] [19] [21] [22]
25Mehmet Can Yildiz [19] [21]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)