dblp.uni-trier.dewww.uni-trier.de

Cosimo Antonio Prete Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
40EEAlessandro Bardine, Manuel Comparetti, Pierfrancesco Foglia, Giacomo Gabrielli, Cosimo Antonio Prete: A power-efficient migration mechanism for D-NUCA caches. DATE 2009: 598-601
2008
39EEAlessandro Bardine, Manuel Comparetti, Pierfrancesco Foglia, Giacomo Gabrielli, Cosimo Antonio Prete, Per Stenström: Leveraging Data Promotion for Low Power D-NUCA Caches. DSD 2008: 307-316
38EEAlessio Bechini, Cosimo Antonio Prete: Special track on Embedded Systems: Applications, Solutions, and Techniques: editorial message. SAC 2008: 1476
2007
37EEPierfrancesco Foglia, F. Giuntoli, Cosimo Antonio Prete, Michele Zanda: Assisting e-government users with animated talking faces. Interactions 14(1): 24-26 (2007)
2006
36EEAlessio Bechini, François Bodin, Cosimo Antonio Prete: Editorial message for the special track on embedded systems: applications, solutions, and techniques. SAC 2006: 889-890
35EESandro Bartolini, Pierfrancesco Foglia, Cosimo Antonio Prete: Embedded processors and systems: Architectural issues and solutions for emerging applications. J. Embedded Computing 2(1): 1-3 (2006)
2005
34EEPierfrancesco Foglia, Daniele Mangano, Cosimo Antonio Prete: A NUCA Model for Embedded Systems Cache Design. ESTImedia 2005: 41-46
33EEAlessio Bechini, François Bodin, Cosimo Antonio Prete: Editorial message for the special track on embedded systems: applications, solutions, and techniques. SAC 2005: 836-837
32 Cosimo Antonio Prete, Pierfrancesco Foglia, Michele Zanda: An Innovative Tool to Easily Get Usable Web Sites. WEBIST 2005: 373-376
31EESandro Bartolini, Cosimo Antonio Prete: Optimizing instruction cache performance of embedded systems. ACM Trans. Embedded Comput. Syst. 4(4): 934-965 (2005)
30EEPierfrancesco Foglia, Daniele Mangano, Cosimo Antonio Prete: A cache design for high performance embedded systems. J. Embedded Computing 1(4): 587-597 (2005)
29EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Reducing coherence overhead and boosting performance of high-end SMP multiprocessors running a DSS workload. J. Parallel Distrib. Comput. 65(3): 289-306 (2005)
28EESandro Bartolini, Pierfrancesco Foglia, Cosimo Antonio Prete: Guests editor's introduction. SIGARCH Computer Architecture News 33(3): 1-2 (2005)
2004
27EEAlessio Bechini, Cosimo Antonio Prete: Editorial message for the special track on embedded systems: applications, solutions, and techniques. SAC 2004: 819-820
26EEAlessio Bechini, Thomas M. Conte, Cosimo Antonio Prete: Guest Editors' Introduction: Opportunities and Challenges in Embedded Systems. IEEE Micro 24(4): 8-9 (2004)
25EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Speeding-up multiprocessors running DBMS workloads through coherence protocols. IJHPCN 1(1/2/3): 17-32 (2004)
24EESandro Bartolini, Cosimo Antonio Prete: A proposal for input-sensitivity analysis of profile-driven optimizations on embedded applications. SIGARCH Computer Architecture News 32(3): 70-77 (2004)
2003
23 Alessio Bechini, Cosimo Antonio Prete: Embedded Systems Track Editorial. SAC 2003: 659-660
22EEAlessio Bechini, Pierfrancesco Foglia, Cosimo Antonio Prete: Fine-grain design space exploration for a cartographic SoC multiprocessor. SIGARCH Computer Architecture News 31(1): 85-92 (2003)
2002
21EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Boosting the Performance of Three-Tier Web Servers Deploying SMP Architecture. NETWORKING Workshops 2002: 134-146
20EEAlessio Bechini, Pierfrancesco Foglia, Cosimo Antonio Prete: Use of a CORBA/RMI gateway: characterization of communication overhead. Workshop on Software and Performance 2002: 150-156
19 Sandro Bartolini, Cosimo Antonio Prete: A cache-aware program transformation technique suitable for embedded systems. Information & Software Technology 44(13): 783-795 (2002)
18EEAlessio Bechini, Cosimo Antonio Prete: Performance-steered design of software architectures for embedded multicore systems. Softw., Pract. Exper. 32(12): 1155-1173 (2002)
2001
17EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Evaluating Optimizing for Multiprocessors E-Commerce Server Running TPC-W Workload. HICSS 2001
16EESandro Bartolini, Cosimo Antonio Prete: An Object Level Transformation Technique to Improve the Performance of Embedded Applications. SCAM 2001: 26-34
15EEAlessio Bechini, Cosimo Antonio Prete: Behavior investigation of concurrent Java programs: an approach based on source-code instrumentation. Future Generation Comp. Syst. 18(2): 307-316 (2001)
14EESandro Bartolini, Roberto Giorgi, Jelica Protic, Cosimo Antonio Prete, M. Valero: Parallel architecture and compilation techniques: selection of workshop papers, guests' editors introduction. SIGARCH Computer Architecture News 29(5): 9-12 (2001)
2000
13EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Performance Analysis of Electronic Commerce Multiprocessor Server. HICSS 2000
1999
12EEAlessio Bechini, Raffaele Lapadula, Cosimo Antonio Prete: Dealing with Non-Determinism in Communications within Java Applications. EUROMICRO 1999: 2350-
11 Pierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Process Migration Effects on Memory Performance of Multiprocessor. HiPC 1999: 133-142
10EERoberto Giorgi, Cosimo Antonio Prete: PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors. IEEE Trans. Parallel Distrib. Syst. 10(7): 742-763 (1999)
1997
9EERoberto Giorgi, Cosimo Antonio Prete, Gianpaolo Prina, Luigi M. Ricciardi: A Workload Generation Environment for Trace-Driven Simulation of Shared-Bus Multiprocessors. HICSS (1) 1997: 266-275
1996
8EERoberto Giorgi, Cosimo Antonio Prete, Luigi M. Ricciardi, Gianpaolo Prina: A Hybrid Approach to Trace Generation for Performance Evaluation of Shared-Bus Multiprocessors. EUROMICRO 1996: 207-214
1995
7EECosimo Antonio Prete, Luigi M. Ricciardi, Gianpaolo Prina: Reducing coherence-related overhead in multiprocessor systems. PDP 1995: 444-451
6EEAlberto Bartoli, Gianluca Dini, M. Luise, G. Pazzaglia, Cosimo Antonio Prete, A. D'Andrea: Reusing sequential software in a distributed environment. Distributed Systems Engineering 2(1): 2-13 (1995)
5EECosimo Antonio Prete, Gianpaolo Prina, Luigi M. Ricciardi: A Trace-Driven Simulator for Performance Evaluation of Cache-Based Multiprocessor Systems. IEEE Trans. Parallel Distrib. Syst. 6(9): 915-929 (1995)
1994
4EECosimo Antonio Prete: Cachesim: A Graphical Software Environment to Support the Teaching of Computer Systems with Cache Memories. CSEE 1994: 317-327
1992
3EECosimo Antonio Prete: A process cache memory for tightly coupled multiprocessor systems. ACM Southeast Regional Conference 1992: 131-138
1990
2 Paolo Ancilotti, Beatrice Lazzerini, Cosimo Antonio Prete, Maurizio Sacchi: A Distributed Commit Protocol for a Multicomputer System. IEEE Trans. Computers 39(5): 718-724 (1990)
1985
1 Paolo Corsini, Cosimo Antonio Prete, Luca Simoncini: MuTEAM: An experience in the design of robust multiprocessor systems. Comput. Syst. Sci. Eng. 1(1): 23-35 (1985)

Coauthor Index

1Paolo Ancilotti [2]
2Alessandro Bardine [39] [40]
3Alberto Bartoli [6]
4Sandro Bartolini [14] [16] [19] [24] [28] [31] [35]
5Alessio Bechini [12] [15] [18] [20] [22] [23] [26] [27] [33] [36] [38]
6François Bodin [33] [36]
7Manuel Comparetti [39] [40]
8Thomas M. Conte [26]
9Paolo Corsini [1]
10A. D'Andrea [6]
11Gianluca Dini [6]
12Pierfrancesco Foglia [11] [13] [17] [20] [21] [22] [25] [28] [29] [30] [32] [34] [35] [37] [39] [40]
13Giacomo Gabrielli [39] [40]
14Roberto Giorgi [8] [9] [10] [11] [13] [14] [17] [21] [25] [29]
15F. Giuntoli [37]
16Raffaele Lapadula [12]
17Beatrice Lazzerini [2]
18M. Luise [6]
19Daniele Mangano [30] [34]
20G. Pazzaglia [6]
21Gianpaolo Prina [5] [7] [8] [9]
22Jelica Protic [14]
23Luigi M. Ricciardi [5] [7] [8] [9]
24Maurizio Sacchi [2]
25Luca Simoncini [1]
26Per Stenström [39]
27M. Valero [14]
28Michele Zanda [32] [37]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)