dblp.uni-trier.dewww.uni-trier.de

Massimo Poncino Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
139EECesare Ferri, R. Iris Bahar, Mirko Loghi, Massimo Poncino: Energy-optimal synchronization primitives for single-chip multi-processors. ACM Great Lakes Symposium on VLSI 2009: 141-144
138EEKarthik Duraisami, Enrico Macii, Massimo Poncino: Using soft-edge flip-flops to compensate NBTI-induced delay degradation. ACM Great Lakes Symposium on VLSI 2009: 169-172
137EEAndrea Calimera, Enrico Macii, Massimo Poncino: NBTI-aware sleep transistor design for reliable power-gating. ACM Great Lakes Symposium on VLSI 2009: 333-338
136EELeticia Maria Veiras Bolzani, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino: Enabling concurrent clock and power gating in an industrial design flow. DATE 2009: 334-339
135EEFranco Fummi, Mirko Loghi, Massimo Poncino, Graziano Pravadelli: A cosimulation methodology for HW/SW validation and performance estimation. ACM Trans. Design Autom. Electr. Syst. 14(2): (2009)
2008
134EEAshoka Visweswara Sathanur, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Optimal sleep transistor synthesis under timing and area constraints. ACM Great Lakes Symposium on VLSI 2008: 177-182
133EEKarthik Duraisami, Enrico Macii, Massimo Poncino: Energy efficiency bounds of pulse-encoded buses. ACM Great Lakes Symposium on VLSI 2008: 183-188
132EEAndrea Calimera, Enrico Macii, Massimo Poncino, R. Iris Bahar: Temperature-insensitive synthesis using multi-vt libraries. ACM Great Lakes Symposium on VLSI 2008: 5-10
131EEAshoka Visweswara Sathanur, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: A Scalable Algorithmic Framework for Row-Based Power-Gating. DATE 2008: 379-384
130EEEnrico Macii, Leticia Maria Veiras Bolzani, Andrea Calimera, Alberto Macii, Massimo Poncino: Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits. DSD 2008: 298-303
129EEAshoka Visweswara Sathanur, Andrea Calimera, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits. ISCAS 2008: 2761-2764
128EEAndrea Calimera, R. Iris Bahar, Enrico Macii, Massimo Poncino: Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits. ISLPED 2008: 217-220
127EEAshoka Visweswara Sathanur, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction. ISLPED 2008: 51-56
126EEAshoka Visweswara Sathanur, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating. PATMOS 2008: 42-51
125EEAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers. IEEE Trans. VLSI Syst. 16(6): 639-649 (2008)
124EEAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino: Implementation of a thermal management unit for canceling temperature-dependent clock skew variations. Integration 41(1): 2-8 (2008)
2007
123EEOlga Golubeva, Mirko Loghi, Massimo Poncino: On the energy efficiency of synchronization primitives for shared-memory single-chip multiprocessors. ACM Great Lakes Symposium on VLSI 2007: 489-492
122EEAndrea Calimera, Antonio Pullini, Ashoka Visweswara Sathanur, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology. ACM Great Lakes Symposium on VLSI 2007: 501-504
121EEAshoka Visweswara Sathanur, Andrea Calimera, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing. DATE 2007: 1544-1549
120EEOlga Golubeva, Mirko Loghi, Massimo Poncino, Enrico Macii: Architectural leakage-aware management of partitioned scratchpad memories. DATE 2007: 1665-1670
119EEKarthik Duraisami, Prassanna Sithambaram, Ashoka Visweswara Sathanur, Alberto Macii, Enrico Macii, Massimo Poncino: Design Exploration of a Thermal Management Unit for Dynamic Control of Temperature-Induced Clock Skew. ISCAS 2007: 1061-1064
118EEAshoka Visweswara Sathanur, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Timing-driven row-based power gating. ISLPED 2007: 104-109
117EEOlga Golubeva, Mirko Loghi, Enrico Macii, Massimo Poncino: Locality-driven architectural cache sub-banking for leakage energy reduction. ISLPED 2007: 274-279
116EEMirko Loghi, Luca Benini, Massimo Poncino: Power macromodeling of MPSoC message passing primitives. ACM Trans. Embedded Comput. Syst. 6(4): (2007)
115EEFrancesco Poletti, Antonio Poggiali, Davide Bertozzi, Luca Benini, Pol Marchal, Mirko Loghi, Massimo Poncino: Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support. IEEE Trans. Computers 56(5): 606-621 (2007)
2006
114EEFranco Fummi, Giovanni Perbellini, Mirko Loghi, Massimo Poncino: ISS-centric modular HW/SW co-simulation. ACM Great Lakes Symposium on VLSI 2006: 31-36
113EEKimish Patel, Luca Benini, Enrico Macii, Massimo Poncino: STV-Cache: a leakage energy-efficient architecture for data caches. ACM Great Lakes Symposium on VLSI 2006: 404-409
112EEAshutosh Chakraborty, Prassanna Sithambaram, Karthik Duraisami, Alberto Macii, Enrico Macii, Massimo Poncino: Thermal resilient bounded-skew clock tree optimization methodology. DATE 2006: 832-837
111EEAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino: Implications of ultra low-voltage devices on design techniques for controlling leakage in NanoCMOS circuits. ISCAS 2006
110EEA. Nurrachmat, Enrico Macii, Massimo Poncino: Low-energy pixel approximation for DVI-based LCD interfaces. ISCAS 2006
109EEAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Dynamic thermal clock skew compensation using tunable delay buffers. ISLPED 2006: 162-167
108EEMirko Loghi, Massimo Poncino, Luca Benini: Synchronization-driven dynamic speed scaling for MPSoCs. ISLPED 2006: 346-349
107EEAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino: Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective. PATMOS 2006: 214-224
106EEMirko Loghi, Massimo Poncino, Luca Benini: Cache coherence tradeoffs in shared-memory MPSoCs. ACM Trans. Embedded Comput. Syst. 5(2): 383-407 (2006)
105EEKimish Patel, Luca Benini, Enrico Macii, Massimo Poncino: Reducing Conflict Misses by Application-Specific Reconfigurable Indexing. IEEE Trans. on CAD of Integrated Circuits and Systems 25(12): 2626-2637 (2006)
104EEKimish Patel, Enrico Macii, Massimo Poncino, Luca Benini: Energy-Efficient Value Based Selective Refresh for Embedded DRAMS. J. Low Power Electronics 2(1): 70-79 (2006)
2005
103EEMirko Loghi, Martin Letis, Luca Benini, Massimo Poncino: Exploring the energy efficiency of cache coherence protocols in single-chip multi-processors. ACM Great Lakes Symposium on VLSI 2005: 276-281
102EEKimish Patel, Enrico Macii, Massimo Poncino: Zero clustering: an approach to extend zero compression to instruction caches. ACM Great Lakes Symposium on VLSI 2005: 56-59
101EEMirko Loghi, Massimo Poncino: Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions. DATE 2005: 508-513
100EEMirko Loghi, Paolo Azzoni, Massimo Poncino: Tag Overflow Buffering: An Energy-Efficient Cache Architecture. DATE 2005: 520-525
99EEFranco Fummi, Mirko Loghi, Stefano Martini, Marco Monguzzi, Giovanni Perbellini, Massimo Poncino: Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation. DATE 2005: 798-803
98EEAndi Nourrachmat, Sabino Salerno, Enrico Macii, Massimo Poncino: Energy-Efficient Color Approximation for Digital LCD Interfaces. ICCD 2005: 81-86
97EEKimish Patel, Enrico Macii, Massimo Poncino: Frame Buffer Energy Optimization by Pixel Prediction. ICCD 2005: 98-101
96EEAshutosh Chakraborty, Enrico Macii, Massimo Poncino: Exploiting Cross-Channel Correlation for Energy-Efficient LCD Bus Encoding. PATMOS 2005: 297-307
95EEKimish Patel, Luca Benini, Enrico Macii, Massimo Poncino: Energy-Efficient Value-Based Selective Refresh for Embedded DRAMs. PATMOS 2005: 466-476
2004
94EEAlberto Bocca, Sabino Salerno, Enrico Macii, Massimo Poncino: Energy-efficient bus encoding for LCD displays. ACM Great Lakes Symposium on VLSI 2004: 240-243
93EEMirko Loghi, Massimo Poncino, Luca Benini: Cycle-accurate power analysis for multiprocessor systems-on-a-chip. ACM Great Lakes Symposium on VLSI 2004: 410-406
92EEFranco Fummi, Stefano Martini, Giovanni Perbellini, Massimo Poncino, Fabio Ricciato, Maura Turolla: Heterogeneous Co-Simulation of Networked Embedded Systems. DATE 2004: 168-173
91 Franco Fummi, Stefano Martini, Marco Monguzzi, Giovanni Perbellini, Massimo Poncino: Modeling and Analysis of Heterogeneous Industrial Networks Architectures. DATE 2004: 342-344
90EEFranco Fummi, Stefano Martini, Giovanni Perbellini, Massimo Poncino: Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC. DATE 2004: 564-569
89EEKimish Patel, Enrico Macii, Massimo Poncino: Synthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC. DATE 2004: 700-701
88EEKimish Patel, Enrico Macii, Luca Benini, Massimo Poncino: Reducing cache misses by application-specific re-configurable indexing. ICCAD 2004: 125-130
87EEMassimo Poncino, Jianwen Zhu: DynamoSim: a trace-based dynamically compiled instruction set simulator. ICCAD 2004: 131-136
86EEMirko Loghi, Luca Benini, Massimo Poncino: Analyzing Power Consumption of Message Passing Primitives in a Single-Chip Multiprocessor. ICCD 2004: 393-396
85EEFranco Fummi, Stefano Martini, Marco Monguzzi, Giovanni Perbellini, Massimo Poncino: Software/Network Co-Simulation of Heterogeneous Industrial Networks Architectures. ICCD 2004: 496-501
84 Kimish Patel, Enrico Macii, Massimo Poncino: Energy-performance tradeoffs for the shared memory in multi-processor systems-on-chip. ISCAS (2) 2004: 361-364
83 Sabino Salerno, Enrico Macii, Massimo Poncino: Crosstalk energy reduction by temporal shielding. ISCAS (2) 2004: 749-752
82EESabino Salerno, Alberto Bocca, Enrico Macii, Massimo Poncino: Limited intra-word transition codes: an energy-efficient bus encoding for LCD display interfaces. ISLPED 2004: 206-211
81EESabino Salerno, Enrico Macii, Massimo Poncino: A Low-Power Encoding Scheme for GigaByte Video Interfaces. PATMOS 2004: 58-68
2003
80EELuca Benini, Alberto Macii, Enrico Macii, Elvira Omerbegovic, Massimo Poncino, Fabrizio Pro: A novel architecture for power maskable arithmetic units. ACM Great Lakes Symposium on VLSI 2003: 136-140
79EEEnrico Macii, Massimo Poncino, Sabino Salerno: Combining wire swapping and spacing for low-power deep-submicron buses. ACM Great Lakes Symposium on VLSI 2003: 198-202
78EELuca Benini, Alberto Macii, Enrico Macii, Elvira Omerbegovic, Fabrizio Pro, Massimo Poncino: Energy-aware design techniques for differential power analysis protection. DAC 2003: 36-41
77EEFranco Fummi, Giovanni Perbellini, Paolo Gallo, Massimo Poncino, Stefano Martini, Fabio Ricciato: A timing-accurate modeling and simulation environment for networked embedded systems. DAC 2003: 42-47
76EEAlberto Macii, Enrico Macii, Massimo Poncino: Improving the Efficiency of Memory Partitioning by Address Clustering. DATE 2003: 10018-10023
75EENicola Drago, Franco Fummi, Marco Monguzzi, Giovanni Perbellini, Massimo Poncino: Estimation of Bus Performance for a Tuplespace in an Embedded Architecture. DATE 2003: 20188-20195
74EEAlberto Macii, Enrico Macii, Massimo Poncino: Increasing the locality of memory access patterns by low-overhead hardware address relocation. ISCAS (5) 2003: 385-388
73EELuca Benini, Angelo Galati, Alberto Macii, Enrico Macii, Massimo Poncino: Energy-efficient data scrambling on memory-processor interfaces. ISLPED 2003: 26-29
72EEAlessandro Fin, Franco Fummi, Massimo Poncino, Graziano Pravadelli: A SystemC-based Framework for Properties Incompleteness Evaluation. MTV 2003: 89-94
71EEMaurizio Bruno, Alberto Macii, Massimo Poncino: A Statistic Power Model for Non-synthetic RTL Operators. PATMOS 2003: 208-218
70EELuca Benini, Alberto Macii, Massimo Poncino: Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques. ACM Trans. Embedded Comput. Syst. 2(1): 5-32 (2003)
69EELuca Benini, Davide Bertozzi, Davide Bruni, Nicola Drago, Franco Fummi, Massimo Poncino: SystemC Cosimulation and Emulation of Multiprocessor SoC Designs. IEEE Computer 36(4): 53-59 (2003)
68EELuca Benini, Davide Bruni, Alberto Macii, Enrico Macii, Massimo Poncino: Discharge Current Steering for Battery Lifetime Optimization. IEEE Trans. Computers 52(8): 985-995 (2003)
67EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Scheduling battery usage in mobile systems. IEEE Trans. VLSI Syst. 11(6): 1136-1143 (2003)
2002
66EEMonica Donno, Luca Macchiarulo, Alberto Macii, Enrico Macii, Massimo Poncino: Enhanced clustered voltage scaling for low power. ACM Great Lakes Symposium on VLSI 2002: 18-23
65EELuca Macchiarulo, Enrico Macii, Massimo Poncino: Wire Placement for Crosstalk Energy Minimization in Address Buses. DATE 2002: 158-162
64EELuca Benini, Davide Bertozzi, Davide Bruni, Nicola Drago, Franco Fummi, Massimo Poncino: Legacy SystemC Co-Simulation of Multi-Processor Systems-on-Chip. ICCD 2002: 494-499
63EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Discharge current steering for battery lifetime optimization. ISLPED 2002: 118-123
62EELuca Benini, Luca Macchiarulo, Alberto Macii, Massimo Poncino: Layout-driven memory synthesis for embedded systems-on-chip. IEEE Trans. VLSI Syst. 10(2): 96-105 (2002)
61EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Minimizing memory access energy in embedded systems by selective instruction compression. IEEE Trans. VLSI Syst. 10(5): 521-531 (2002)
2001
60EELuca Benini, Luca Macchiarulo, Alberto Macii, Enrico Macii, Massimo Poncino: From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip. DAC 2001: 784-789
59EELuca Benini, Giuliano Castelli, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Extending lifetime of portable systems by battery scheduling. DATE 2001: 197-203
58EELuca Macchiarulo, Enrico Macii, Massimo Poncino: Low-energy for deep-submicron address buses. ISLPED 2001: 176-181
57EEAlberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Stream synthesis for efficient power simulation based on spectral transforms. IEEE Trans. VLSI Syst. 9(3): 417-426 (2001)
56EELuca Benini, Giuliano Castelli, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Discrete-time battery models for system-level low-power design. IEEE Trans. VLSI Syst. 9(5): 630-640 (2001)
55EEAlessandro Bogliolo, Roberto Corgnati, Enrico Macii, Massimo Poncino: Parameterized RTL power models for soft macros. IEEE Trans. VLSI Syst. 9(6): 880-887 (2001)
54EELuca Benini, Giovanni De Micheli, Antonio Lioy, Enrico Macii, Giuseppe Odasso, Massimo Poncino: Synthesis of power-managed sequential components based oncomputational kernel extraction. IEEE Trans. on CAD of Integrated Circuits and Systems 20(9): 1118-1131 (2001)
2000
53EELuca Benini, Alessandro Bogliolo, Enrico Macii, Massimo Poncino, Mihai Surmei: Regression-based RTL power models for controllers. ACM Great Lakes Symposium on VLSI 2000: 147-152
52EELuca Benini, Marco Ferrero, Alberto Macii, Enrico Macii, Massimo Poncino: Supporting system-level power exploration for DSP applications. ACM Great Lakes Symposium on VLSI 2000: 17-22
51EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Synthesis of application-specific memories for power optimization in embedded systems. DAC 2000: 300-303
50EELuca Benini, Giuliano Castelli, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: A Discrete-Time Battery Model for High-Level Power Estimation. DATE 2000: 35-
49EELuca Benini, Alberto Macii, Massimo Poncino: A recursive algorithm for low-power memory partitioning. ISLPED 2000: 78-83
48EERoberto Zafalon, Massimo Rossello, Enrico Macii, Massimo Poncino: Power Macromodeling for a High Quality RT-Level Power Estimation. ISQED 2000: 59-
47EEAlessandro Bogliolo, Enrico Macii, Virgil Mihailovici, Massimo Poncino: Power Models for Semi-autonomous RTL Macros. PATMOS 2000: 14-23
46EECrina Anton, Pierluigi Civera, Ionel Colonescu, Enrico Macii, Massimo Poncino, Alessandro Bogliolo: RTL Estimation of Steering Logic Power. PATMOS 2000: 36-46
45EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation. IEEE Design & Test of Computers 17(2): 74-85 (2000)
44EELuca Benini, Giovanni De Micheli, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Glitch power minimization by selective gate freezing. IEEE Trans. VLSI Syst. 8(3): 287-298 (2000)
43EELuca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Riccardo Scarsi: A multilevel engine for fast power simulation of realistic inputstreams. IEEE Trans. on CAD of Integrated Circuits and Systems 19(4): 459-472 (2000)
42EEFabrizio Ferrandi, Franco Fummi, Enrico Macii, Massimo Poncino, Donatella Sciuto: Symbolic optimization of interacting controllers based onredundancy identification and removal. IEEE Trans. on CAD of Integrated Circuits and Systems 19(7): 760-772 (2000)
41EELuca Benini, Alberto Macii, Massimo Poncino, Riccardo Scarsi: Architectures and synthesis algorithms for power-efficient businterfaces. IEEE Trans. on CAD of Integrated Circuits and Systems 19(9): 969-980 (2000)
1999
40EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses. DAC 1999: 128-133
39EELuca Benini, Giovanni De Micheli, Enrico Macii, Giuseppe Odasso, Massimo Poncino: Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms. DAC 1999: 247-252
38EELuca Benini, Giovanni De Micheli, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Glitch Power Minimization by Gate Freezing. DATE 1999: 163-167
37EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Region Compression: A New Scheme for Memory Energy Minimization in Embedded Systems. EUROMICRO 1999: 1311-1317
36EEAlberto Macii, Enrico Macii, Giuseppe Odasso, Massimo Poncino, Riccardo Scarsi: Regression-Based Macromodeling for Delay Estimation of Behavioral Components. Great Lakes Symposium on VLSI 1999: 188-191
35EERoberto Corgnati, Enrico Macii, Massimo Poncino: Clustered Table-Based Macromodels for RTL Power Estimation. Great Lakes Symposium on VLSI 1999: 354-357
34EEAlessandro Bogliolo, Roberto Corgnati, Enrico Macii, Massimo Poncino: Parameterized RTL power models for combinational soft macros. ICCAD 1999: 284-288
33EELuca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Selective instruction compression for memory energy reduction in embedded systems. ISLPED 1999: 206-211
32EELuca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers. ACM Trans. Design Autom. Electr. Syst. 4(4): 351-375 (1999)
31 Luca Benini, Giovanni De Micheli, Antonio Lioy, Enrico Macii, Giuseppe Odasso, Massimo Poncino: Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting. IEEE Trans. Computers 48(8): 769-779 (1999)
1998
30EELuca Benini, Giovanni De Micheli, Antonio Lioy, Enrico Macii, Giuseppe Odasso, Massimo Poncino: Computational Kernels and their Application to Sequential Power Optimization. DAC 1998: 764-769
29EEFabrizio Ferrandi, Franco Fummi, Enrico Macii, Massimo Poncino: Power Estimation of Behavioral Descriptions. DATE 1998: 762-766
28EELuca Benini, Giovanni De Micheli, Antonio Lioy, Enrico Macii, Giuseppe Odasso, Massimo Poncino: Timed Supersetting and the Synthesis of Telescopic Units. Great Lakes Symposium on VLSI 1998: 331-337
27EELuca Benini, Giovanni De Micheli, Alberto Macii, Enrico Macii, Massimo Poncino: Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding. Great Lakes Symposium on VLSI 1998: 8-12
26EEFabrizio Ferrandi, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi, Fabio Somenzi: Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits. ICCAD 1998: 235-241
25EEAlberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Stream synthesis for efficient power simulation based on spectral transforms. ISLPED 1998: 30-35
24EELuca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Stefano Quer: Power optimization of core-based systems by address bus encoding. IEEE Trans. VLSI Syst. 6(4): 554-562 (1998)
23EELuca Benini, Enrico Macii, Massimo Poncino, Giovanni De Micheli: Telescopic units: a new paradigm for performance optimization of VLSI designs. IEEE Trans. on CAD of Integrated Circuits and Systems 17(3): 220-232 (1998)
1997
22 Gianpiero Cabodi, Paolo Camurati, Antonio Lioy, Massimo Poncino, Stefano Quer: A parallel approach to symbolic traversal based on set partitioning. CHARME 1997: 167-184
21EELuca Benini, Enrico Macii, Massimo Poncino: Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control. DAC 1997: 22-27
20EELuca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks. ED&TC 1997: 514-520
19EEAntonio Lioy, Enrico Macii, Massimo Poncino, Massimo Rossello: Accurate Entropy Calculation for Large Logic Circuits Based on Output Clustering. Great Lakes Symposium on VLSI 1997: 70-
18EELuca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Fast power estimation for deterministic input streams. ICCAD 1997: 494-501
17EELuca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Stefano Quer: System-level power optimization of special purpose applications: the beach solution. ISLPED 1997: 24-29
16EEFabrizio Ferrandi, Franco Fummi, Donatella Sciuto, Enrico Macii, Massimo Poncino: Testing Core-Based Systems: A Symbolic Methodology. IEEE Design & Test of Computers 14(4): 69-77 (1997)
1996
15EEFabrizio Ferrandi, Franco Fummi, Enrico Macii, Massimo Poncino, Donatella Sciuto: Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques. DAC 1996: 467-470
14EEEnrico Macii, Massimo Poncino: Exact Computation of the Entropy of a Logic Circuit. Great Lakes Symposium on VLSI 1996: 162-167
13EEFabrizio Ferrandi, Franco Fummi, Enrico Macii, Massimo Poncino, Donatella Sciuto: Test Generation for Networks of Interacting FSMs Using Symbolic Techniques. Great Lakes Symposium on VLSI 1996: 208-213
12EEGianpiero Cabodi, Luciano Lavagno, Enrico Macii, Massimo Poncino, Stefano Quer, Paolo Camurati, Ellen Sentovich: Enhancing FSM Traversal by Temporary Re-Encoding. ICCD 1996: 6-11
11EEHyunwoo Cho, Gary D. Hachtel, Enrico Macii, Massimo Poncino, Fabio Somenzi: Automatic state space decomposition for approximate FSM traversal based on circuit analysis. IEEE Trans. on CAD of Integrated Circuits and Systems 15(12): 1451-1464 (1996)
1995
10EESrilatha Manne, Abelardo Pardo, R. Iris Bahar, Gary D. Hachtel, Fabio Somenzi, Enrico Macii, Massimo Poncino: Computing the Maximum Power Cycles of a Sequential Circuit. DAC 1995: 23-28
9EEEnrico Macii, Massimo Poncino: Predicting the functional complexity of combinational circuits by symbolic spectral analysis of Boolean functions. EURO-DAC 1995: 294-299
8EEEnrico Macii, Massimo Poncino: Using symbolic Rademacher-Walsh spectral transforms to evaluate the correlation between Boolean functions. Great Lakes Symposium on VLSI 1995: 112-
7EEEnrico Macii, Massimo Poncino: Estimating worst-case power consumption of CMOS circuits modeled as symbolic neural networks. Great Lakes Symposium on VLSI 1995: 60-65
6EEEnrico Macii, Massimo Poncino: Using connectivity and spectral methods to characterize the structure of sequential logic circuits. Microprocessing and Microprogramming 41(7): 487-500 (1995)
1994
5 Hyunwoo Cho, Gary D. Hachtel, Enrico Macii, Massimo Poncino, Fabio Somenzi: A State Space Decomposition Algorithm for Approximate FSM Traversal. EDAC-ETC-EUROASIC 1994: 137-141
4EEGary D. Hachtel, Mariano Hermida de la Rica, Abelardo Pardo, Massimo Poncino, Fabio Somenzi: Re-encoding sequential circuits to reduce power dissipation. ICCAD 1994: 70-73
3 Hyunwoo Cho, Gary D. Hachtel, Enrico Macii, Massimo Poncino, Fabio Somenzi: A Structural Approach to State Space Decomposition for Approximate Reachability Analysis. ICCD 1994: 236-239
1993
2 Antonio Lioy, Massimo Poncino: On the Resetability of Synchronous Sequential Circuits. ISCAS 1993: 1507-1510
1EEAntonio Lioy, Massimo Poncino: A study of the resetability of synchronous sequential circuits. Microprocessing and Microprogramming 38(1-5): 395-402 (1993)

Coauthor Index

1Crina Anton [46]
2Paolo Azzoni [100]
3R. Iris Bahar [10] [128] [132] [139]
4Luca Benini [17] [18] [20] [21] [23] [24] [27] [28] [30] [31] [32] [33] [37] [38] [39] [40] [41] [43] [44] [45] [49] [50] [51] [52] [53] [54] [56] [59] [60] [61] [62] [63] [64] [67] [68] [69] [70] [73] [78] [80] [86] [88] [93] [95] [103] [104] [105] [106] [108] [109] [113] [115] [116] [118] [121] [122] [125] [126] [127] [129] [131] [134]
5Davide Bertozzi [64] [69] [115]
6Alberto Bocca [82] [94]
7Alessandro Bogliolo [34] [46] [47] [53] [55]
8Leticia Maria Veiras Bolzani [130] [136]
9Davide Bruni [64] [68] [69]
10Maurizio Bruno [71]
11Gianpiero Cabodi [12] [22]
12Andrea Calimera [121] [122] [128] [129] [130] [132] [136] [137]
13Paolo Camurati [12] [22]
14Giuliano Castelli [50] [56] [59]
15Ashutosh Chakraborty [96] [107] [109] [111] [112] [124] [125]
16Hyunwoo Cho [3] [5] [11]
17Pierluigi Civera [46]
18Ionel Colonescu [46]
19Roberto Corgnati [34] [35] [55]
20Monica Donno [66]
21Nicola Drago [64] [69] [75]
22Karthik Duraisami [107] [109] [111] [112] [119] [124] [125] [133] [138]
23Fabrizio Ferrandi [13] [15] [16] [26] [29] [42]
24Marco Ferrero [52]
25Cesare Ferri [139]
26Alessandro Fin [72]
27Franco Fummi [13] [15] [16] [29] [42] [64] [69] [72] [75] [77] [85] [90] [91] [92] [99] [114] [135]
28Angelo Galati [73]
29Paolo Gallo [77]
30Olga Golubeva [117] [120] [123]
31Gary D. Hachtel [3] [4] [5] [10] [11]
32Luciano Lavagno [12]
33Martin Letis [103]
34Antonio Lioy [1] [2] [19] [22] [28] [30] [31] [54]
35Mirko Loghi [86] [93] [99] [100] [101] [103] [106] [108] [114] [115] [116] [117] [120] [123] [135] [139]
36Luca Macchiarulo [58] [60] [62] [65] [66]
37Alberto Macii [25] [26] [27] [33] [36] [37] [38] [40] [41] [44] [45] [49] [50] [51] [52] [56] [57] [59] [60] [61] [62] [63] [66] [67] [68] [70] [71] [73] [74] [76] [78] [80] [107] [109] [111] [112] [118] [119] [121] [122] [124] [125] [126] [127] [129] [130] [131] [134] [136]
38Enrico Macii [3] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [42] [43] [44] [45] [46] [47] [48] [50] [51] [52] [53] [54] [55] [56] [57] [58] [59] [60] [61] [63] [65] [66] [67] [68] [73] [74] [76] [78] [79] [80] [81] [82] [83] [84] [88] [89] [94] [95] [96] [97] [98] [102] [104] [105] [107] [109] [110] [111] [112] [113] [117] [118] [119] [120] [121] [122] [124] [125] [126] [127] [128] [129] [130] [131] [132] [133] [134] [136] [137] [138]
39Srilatha Manne [10]
40Pol Marchal [115]
41Stefano Martini [77] [85] [90] [91] [92] [99]
42Giovanni De Micheli [17] [18] [20] [23] [24] [27] [28] [30] [31] [32] [38] [39] [43] [44] [54]
43Virgil Mihailovici [47]
44Marco Monguzzi [75] [85] [91] [99]
45Andi Nourrachmat [98]
46A. Nurrachmat [110]
47Giuseppe Odasso [28] [30] [31] [36] [39] [54]
48Elvira Omerbegovic [78] [80]
49Abelardo Pardo [4] [10]
50Kimish Patel [84] [88] [89] [95] [97] [102] [104] [105] [113]
51Giovanni Perbellini [75] [77] [85] [90] [91] [92] [99] [114]
52Antonio Poggiali [115]
53Francesco Poletti [115]
54Graziano Pravadelli [72] [135]
55Fabrizio Pro [78] [80]
56Antonio Pullini [118] [122] [129] [131] [134]
57Stefano Quer [12] [17] [22] [24]
58Mariano Hermida de la Rica [4]
59Fabio Ricciato [77] [92]
60Massimo Rossello [19] [48]
61Sabino Salerno [79] [81] [82] [83] [94] [98]
62Ashoka Visweswara Sathanur [107] [109] [111] [118] [119] [121] [122] [124] [125] [126] [127] [129] [131] [134]
63Riccardo Scarsi [18] [20] [25] [26] [32] [36] [38] [40] [41] [43] [44] [50] [56] [57] [59] [67]
64Donatella Sciuto [13] [15] [16] [42]
65Ellen Sentovich (Ellen M. Sentovich) [12]
66Prassanna Sithambaram [107] [109] [111] [112] [119] [124] [125]
67Fabio Somenzi [3] [4] [5] [10] [11] [26]
68Mihai Surmei [53]
69Maura Turolla [92]
70Roberto Zafalon [48]
71Jianwen Zhu [87]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)