dblp.uni-trier.dewww.uni-trier.de

Sudip Nag Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2008
14EEMaryam Shojaei Baghini, Sudip Nag, Rakesh K. Lal, Dinesh Kumar Sharma: An Ultra-Low-Power Current-Mode Integrated CMOS Instrumentation amplifier for Personal ECG Recorders. Journal of Circuits, Systems, and Computers 17(6): 1053-1067 (2008)
2004
13EEJason Helge Anderson, Sudip Nag, Kamal Chaudhary, Sandor Kalman, Chari Madabhushi, Paul Cheng: Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis. FPL 2004: 168-178
2000
12EEJason Helge Anderson, Jim Saunders, Sudip Nag, Chari Madabhushi, Rajeev Jayaraman: A Placement Algorithm for FPGA Designs with Multiple I/O Standards. FPL 2000: 211-220
1999
11EESudip Nag, Kamal Chaudhary: Post-Placement Residual-Overlap Removal with Minimal Movement. DATE 1999: 581-586
10 Sudip Nag, H. K. Verma, Kaushik Roy: VLSI Signal Processing in FPGAs. VLSI Design 1999: 609
1998
9EESudip Nag, Rob A. Rutenbar: Performance-driven simultaneous placement and routing for FPGA's. IEEE Trans. on CAD of Integrated Circuits and Systems 17(6): 499-518 (1998)
1995
8 Kaushik Roy, Sudip Nag: On Routability for FPGAs under Faulty Conditions. IEEE Trans. Computers 44(11): 1296-1305 (1995)
1994
7EESudip Nag, Rob A. Rutenbar: Performance-Driven Simultaneous Place and Route for Row-Based FPGAs. DAC 1994: 301-307
6 Kaushik Roy, Sudip Nag: On Channel Architecture and Routability for FPGAs Under Faulty Conditions. FPL 1994: 361-372
5 Santanu Dutta, Sudip Nag, Kaushik Roy: ASAP: A Transistor Sizing Tool for Speed Area and Power Optimization of Static CMOS Circuits. ISCAS 1994: 61-64
4EEKaushik Roy, Sudip Nag: Automatic synthesis of FPGA channel architecture for routability and performance. IEEE Trans. VLSI Syst. 2(4): 508-511 (1994)
1993
3EESudip Nag, Kaushik Roy: Iterative Wirability and Performance Improvement for FPGAs. DAC 1993: 321-325
2 Kaushik Roy, Sudip Nag, Santanu Dutta: Channel Architecture Optimization for Performance and Routability of Row-Based FPGAs. ICCD 1993: 220-223
1992
1EESujoy Mitra, Sudip Nag, Rob A. Rutenbar, L. Richard Carley: System-level routing of mixed-signal ASICs in WREN. ICCAD 1992: 394-399

Coauthor Index

1Jason Helge Anderson [12] [13]
2Maryam Shojaei Baghini [14]
3L. Richard Carley [1]
4Kamal Chaudhary [11] [13]
5Paul Cheng [13]
6Santanu Dutta [2] [5]
7Rajeev Jayaraman [12]
8Sandor Kalman [13]
9Rakesh K. Lal [14]
10Chari Madabhushi [12] [13]
11Sujoy Mitra [1]
12Kaushik Roy [2] [3] [4] [5] [6] [8] [10]
13Rob A. Rutenbar [1] [7] [9]
14Jim Saunders [12]
15Dinesh Kumar Sharma [14]
16H. K. Verma [10]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)