dblp.uni-trier.dewww.uni-trier.de

Amitava Majumdar

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
24EEYifeng Cui, Reagan Moore, Kim Olsen, Amit Chourasia, Philip Maechling, Bernard Minster, Steven M. Day, Yuanfang Hu, Jing Zhu, Amitava Majumdar, Thomas Jordan: Enabling Very-Large Scale Earthquake Simulations on Parallel Machines. International Conference on Computational Science (1) 2007: 46-53
2006
23EEAmitava Majumdar, Wei-Yu Chen, Jun Guo: Hold time validation on silicon and the relevance of hazards in timing analysis. DAC 2006: 326-331
22EETharaka Devadithya, Kim Baldridge, Adam Birnbaum, Amitava Majumdar, Dong Ju Choi, Richard Wolski, Simon K. Warfield, Neculai Archip: On-Demand High Performance Computing: Image Guided Neuro-Surgery Feasibility Study. ICPADS (2) 2006: 97-102
2005
21EEAmitava Majumdar, Adam Birnbaum, Dong Ju Choi, Abhishek Trivedi, Simon K. Warfield, Kim Baldridge, Petr Krysl: A Dynamic Data Driven Grid System for Intra-operative Image Guided Neurosurgery. International Conference on Computational Science (2) 2005: 672-679
2003
20EEOlivier Caty, Ismet Bayraktaroglu, Amitava Majumdar, Richard Lee, John Bell, Lisa Curhan: Instruction Based BIST for Board/System Level Test of External Memories and Internconnects. ITC 2003: 961-970
2002
19EEIshwar Parulkar, Thomas A. Ziaja, Rajesh Pendurkar, Anand D'Souza, Amitava Majumdar: A Scalable, Low Cost Design-for-Test Architecture for UltraSPARC? Chip Multi-Processors. ITC 2002: 726-735
18EEYuni K. Dewaraja, Michael Ljungberg, Amitava Majumdar, Abhijit Bose, Kenneth F. Koral: A parallel Monte Carlo code for planar and SPECT imaging: implementation, verification and applications in 131I SPECT. Computer Methods and Programs in Biomedicine 67(2): 115-124 (2002)
2001
17 Kamran Zarrineh, Thomas A. Ziaja, Amitava Majumdar: Automatic Generation and Validation of Memory Test Models for High Performance Microprocessors. ICCD 2001: 526-529
2000
16EEAmitava Majumdar: arallel Performance Study of Monte Carlo Photon Transport Code on Shared-, Distributed-, and Distributed-Shared-Memory Architectures. IPDPS 2000: 93-
15EEDimitri Kagaris, Spyros Tragoudas, Amitava Majumdar: Test-set partitioning for multi-weighted random LFSRs. Integration 30(1): 65-75 (2000)
1998
14EEDimitrios Kagaris, Spyros Tragoudas, Amitava Majumdar: On-Chip Test Embedding for Multi-Weighted Random LFSRs. DFT 1998: 135-
13EEAmitava Majumdar, Michio Komoda, Tim Ayres: Ground Bounce Considerations in DC Parametric Test Generation Using Boundary Scan. VTS 1998: 86-91
1997
12EERahul Simha, Amitava Majumdar: An urn model with applications to database performance evaluation. Computers & OR 24(4): 289-300 (1997)
1996
11 Dimitrios Kagaris, Spyros Tragoudas, Amitava Majumdar: On the Use of Counters for Reproducing Deterministic Test Sets. IEEE Trans. Computers 45(12): 1405-1419 (1996)
10 Amitava Majumdar: On Evaluating and Optimizing Weights for Weighted Random Pattern Testing. IEEE Trans. Computers 45(8): 904-916 (1996)
1995
9 Amitava Majumdar, Sarma B. K. Vrudhula: Fault Coverage and Test Length Estimation for Random Pattern Testing. IEEE Trans. Computers 44(2): 234-247 (1995)
1994
8 Amitava Majumdar: WRAPTure: A Tool for Evaluation and Optimization of Weights for Weighted Random Pattern Testing. ICCD 1994: 288-291
7 Rahul Simha, Amitava Majumdar: On Lookahead in the List Update Problem. Inf. Process. Lett. 50(2): 105-110 (1994)
1993
6 Amitava Majumdar, Sarma Sastry: Statistical Analysis of Controllability. VLSI Design 1993: 55-60
5EEAmitava Majumdar, Sarma Sastry: Probabilistic characterization of controllability in general homogeneous circuits. Computer-Aided Design 25(2): 76-93 (1993)
4EEAmitava Majumdar, Sarma B. K. Vrudhula: Analysis of signal probability in logic circuits using stochastic models. IEEE Trans. VLSI Syst. 1(3): 365-379 (1993)
1992
3EEAmitava Majumdar, Sarma Sastry: On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits. DAC 1992: 341-346
1991
2EESarma Sastry, Amitava Majumdar: A Branching Process Model for Observability Analysis of Combinational Circuits. DAC 1991: 452-457
1EESarma Sastry, Amitava Majumdar: Test efficiency analysis of random self-test of sequential circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 10(3): 390-398 (1991)

Coauthor Index

1Neculai Archip [22]
2Tim Ayres [13]
3Kim Baldridge [21] [22]
4Ismet Bayraktaroglu [20]
5John Bell [20]
6Adam Birnbaum [21] [22]
7Abhijit Bose [18]
8Olivier Caty [20]
9Wei-Yu Chen [23]
10Dong Ju Choi [21] [22]
11Amit Chourasia [24]
12Yifeng Cui [24]
13Lisa Curhan [20]
14Anand D'Souza [19]
15Steven M. Day [24]
16Tharaka Devadithya [22]
17Yuni K. Dewaraja [18]
18Jun Guo [23]
19Yuanfang Hu [24]
20Thomas Jordan [24]
21Dimitrios Kagaris (Dimitri Kagaris) [11] [14] [15]
22Michio Komoda [13]
23Kenneth F. Koral [18]
24Petr Krysl [21]
25Richard Lee [20]
26Michael Ljungberg [18]
27Philip Maechling [24]
28Bernard Minster [24]
29Reagan Moore (Reagan W. Moore) [24]
30Kim Olsen [24]
31Ishwar Parulkar [19]
32Rajesh Pendurkar [19]
33Sarma Sastry [1] [2] [3] [5] [6]
34Rahul Simha [7] [12]
35Spyros Tragoudas [11] [14] [15]
36Abhishek Trivedi [21]
37Sarma B. K. Vrudhula [4] [9]
38Simon K. Warfield [21] [22]
39Richard Wolski [22]
40Kamran Zarrineh [17]
41Jing Zhu [24]
42Thomas A. Ziaja [17] [19]

Colors in the list of coauthors

Copyright © Thu Jun 5 07:42:39 2008 by Michael Ley (ley@uni-trier.de)