dblp.uni-trier.dewww.uni-trier.de

Ernest S. Kuh Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
64EELing Zhang, Yulei Zhang, Akira Tsuchiya, Masanori Hashimoto, Ernest S. Kuh, Chung-Kuan Cheng: High performance on-chip differential signaling using passive compensation for global communication. ASP-DAC 2009: 385-390
63EEYulei Zhang, Ling Zhang, Alina Deutsch, George A. Katopis, Daniel M. Dreps, James F. Buckwalter, Ernest S. Kuh, Chung-Kuan Cheng: Design methodology of high performance on-chip global interconnect using terminated transmission-line. ISQED 2009: 451-458
2008
62EELing Zhang, Wenjian Yu, Haikun Zhu, Alina Deutsch, George A. Katopis, Daniel M. Dreps, Ernest S. Kuh, Chung-Kuan Cheng: Low power passive equalizer optimization using tritonic step response. DAC 2008: 570-573
61EELing Zhang, Wenjian Yu, Yulei Zhang, Renshen Wang, Alina Deutsch, George A. Katopis, Daniel M. Dreps, James F. Buckwalter, Ernest S. Kuh, Chung-Kuan Cheng: Low Power Passive Equalizer Design for Computer Memory Links. Hot Interconnects 2008: 51-56
60EERui Shi, Wenjian Yu, Yi Zhu, Chung-Kuan Cheng, Ernest S. Kuh: Efficient and accurate eye diagram prediction for high speed signaling. ICCAD 2008: 655-661
2007
59EEZhengyong Zhu, He Peng, Chung-Kuan Cheng, Khosro Rouz, Manjit Borah, Ernest S. Kuh: Two-Stage Newton-Raphson Method for Transistor-Level Simulation. IEEE Trans. on CAD of Integrated Circuits and Systems 26(5): 881-895 (2007)
2006
58EEZhengyong Zhu, Rui Shi, Chung-Kuan Cheng, Ernest S. Kuh: An unconditional stable general operator splitting method for transistor level transient analysis. ASP-DAC 2006: 428-433
2005
57EEZhengyong Zhu, Khosro Rouz, Manjit Borah, Chung-Kuan Cheng, Ernest S. Kuh: Efficient transient simulation for transistor-level analysis. ASP-DAC 2005: 240-243
2001
56EEQingjian Yu, Ernest S. Kuh: Explicit formulas and efficient algorithm for moment computation of coupled RC trees with lumped and distributed elements. DATE 2001: 445-450
55EEQingjian Yu, Ernest S. Kuh: New Efficient and Accurate Moment Matching Based Model for Crosstalk Estimation in Coupled RC Trees. ISQED 2001: 151-157
2000
54EEPinghong Chen, Ernest S. Kuh: Floorplan sizing by linear programming approximation. DAC 2000: 468-471
53EEQingjian Yu, Janet Meiling Wang, Ernest S. Kuh: Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks. DAC 2000: 520-525
1999
52EEJanet Meiling Wang, Qingjian Yu, Ernest S. Kuh: Coupled Noise Estimation for Distributed RC Interconnect Model. DATE 1999: 664-668
51EEJanet Meiling Wang, Ernest S. Kuh, Qingjian Yu: The Chebyshev expansion based passive model for distributed interconnect networks. ICCAD 1999: 370-375
1998
50EEDongsheng Wang, Ernest S. Kuh: A Performance-Driven MCM Router with Special Consideration of Crosstalk Reduction. DATE 1998: 466-470
49EEQingjian Yu, Janet Meiling Wang, Ernest S. Kuh: Multipoint moment matching model for multiport distributed interconnect networks. ICCAD 1998: 85-91
48EEHiroshi Murata, Ernest S. Kuh: Sequence-pair based placement method for hard/soft/pre-placed modules. ISPD 1998: 167-172
1997
47EEErnest S. Kuh: Physical design: reminiscing and looking ahead. ISPD 1997: 206
46EEPremal Buch, Ernest S. Kuh: SYMPHONY: A Fast Mixed Signal Simulator for BiMOS Analog/Digital Circuits. VLSI Design 1997: 403-407
45EEHenrik Esbensen, Ernest S. Kuh: A performance-driven IC/MCM placement algorithm featuring explicit design space exploration. ACM Trans. Design Autom. Electr. Syst. 2(1): 62-80 (1997)
44EEXianlong Hong, Tianxiong Xue, Jin Huang, Chung-Kuan Cheng, Ernest S. Kuh: TIGER: an efficient timing-driven global router for gate array and standard cell layout design. IEEE Trans. on CAD of Integrated Circuits and Systems 16(11): 1323-1331 (1997)
43EETianxiong Xue, Ernest S. Kuh, Dongsheng Wang: Post global routing crosstalk synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems 16(12): 1418-1430 (1997)
1996
42EEDongsheng Wang, Ernest S. Kuh: Performance-Driven Interconnect Global Routing. Great Lakes Symposium on VLSI 1996: 132-136
41EETianxiong Xue, Ernest S. Kuh, Dongsheng Wang: Post global routing crosstalk risk estimation and reduction. ICCAD 1996: 302-309
40EEJun-Fa Mao, Janet Meiling Wang, Ernest S. Kuh: Simulation and sensitivity analysis of transmission line circuits by the characteristics method. ICCAD 1996: 556-562
39EEQingjian Yu, Ernest S. Kuh, Tianxiong Xue: Moment models of general transmission lines with application to interconnect analysis and optimization. IEEE Trans. VLSI Syst. 4(4): 477-494 (1996)
1995
38EETianxiong Xue, Ernest S. Kuh: Post routing performance optimization via tapered link insertion and wiresizing. EURO-DAC 1995: 74-79
37EETianxiong Xue, Ernest S. Kuh: Post routing performance optimization via multi-link insertion and non-uniform wiresizing. ICCAD 1995: 575-580
36EEPremal Buch, Shen Lin, Vijay Nagasamy, Ernest S. Kuh: Techniques for fast circuit simulation applied to power estimation of CMOS circuits. ISLPD 1995: 135-138
35EEQingjian Yu, Ernest S. Kuh: Exact moment matching model of transmission lines and application to interconnect delay estimation. IEEE Trans. VLSI Syst. 3(2): 311-322 (1995)
34EEAkira Onozawa, Kamal Chaudhary, Ernest S. Kuh: Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's. IEEE Trans. on CAD of Integrated Circuits and Systems 14(6): 707-719 (1995)
1993
33EEXianlong Hong, Tianxiong Xue, Ernest S. Kuh, Chung-Kuan Cheng, Jin Huang: Performance-Driven Steiner Tree Algorithm for Global Routing. DAC 1993: 177-181
32EEJin Huang, Xianlong Hong, Chung-Kuan Cheng, Ernest S. Kuh: An Efficient Timing-Driven Global Routing Algorithm. DAC 1993: 596-600
31EEMinshine Shih, Ernest S. Kuh: Quadratic Boolean Programming for Performance-Driven System Partitioning. DAC 1993: 761-765
30EEKamal Chaudhary, Akira Onozawa, Ernest S. Kuh: A spacing algorithm for performance enhancement and cross-talk reduction. ICCAD 1993: 697-702
29 Tianxiong Xue, Takashi Fujii, Ernest S. Kuh: A new performance-driven global routing algorithm for gate array. VLSI 1993: 321-330
28 Shen Lin, Ernest S. Kuh: Circuit simulation for large interconnected IC networks. VLSI 1993: 333-342
27EEShen Lin, Ernest S. Kuh, Malgorzata Marek-Sadowska: Stepwise equivalent conductance circuit simulation technique. IEEE Trans. on CAD of Integrated Circuits and Systems 12(5): 672-683 (1993)
1992
26EETakashi Mitsuhashi, Ernest S. Kuh: Power and Ground Network Topology Optimization for Cell Based VLSIs. DAC 1992: 524-529
25EEMinshine Shih, Ernest S. Kuh, Ren-Song Tsay: Performance-Driven System Partitioning on Multi-Chip Modules. DAC 1992: 53-56
24EEXianlong Hong, Jin Huang, Chung-Kuan Cheng, Ernest S. Kuh: FARM: An Efficient Feed-Through Pin Assignment Algorithm. DAC 1992: 530-535
23EEShen Lin, Ernest S. Kuh: Transient Simulation of Lossy Interconnect. DAC 1992: 81-86
1991
22 Arvind Srinivasan, Kamal Chaudhary, Ernest S. Kuh: RITUAL: Performance Driven Placement Algorithm for Small Cell ICs. ICCAD 1991: 48-51
21 Massoud Pedram, Kamal Chaudhary, Ernest S. Kuh: I/O Pad Assignment Based on the Circuit Structure. ICCD 1991: 314-318
1990
20EEShen Lin, Malgorzata Marek-Sadowska, Ernest S. Kuh: Delay and Area Optimization in Standard-Cell Design. DAC 1990: 349-352
19EEMichael A. B. Jackson, Arvind Srinivasan, Ernest S. Kuh: Clock Routing for High-Performance ICs. DAC 1990: 573-579
18EEArvind Srinivasan, Ernest S. Kuh: MOLE: a sea-of-gates detailed router. EURO-DAC 1990: 446-450
17 Michael A. B. Jackson, Arvind Srinivasan, Ernest S. Kuh: A Fast Algorithm for Performance-Driven Placement. ICCAD 1990: 328-331
16 Massoud Pedram, Malgorzata Marek-Sadowska, Ernest S. Kuh: Floorplanning with Pin Assignment. ICCAD 1990: 98-101
15 Kwang-Ting Cheng, Vishwani D. Agrawal, Ernest S. Kuh: A Simulation-Based Method for Generating Tests for Sequential Circuits. IEEE Trans. Computers 39(12): 1456-1463 (1990)
1989
14EEMichael A. B. Jackson, Ernest S. Kuh: Performance-driven Placement of Cell Based IC's. DAC 1989: 370-375
1988
13EERen-Song Tsay, Ernest S. Kuh, Chi-Ping Hsu: Proud: A Fast Sea-of-Gates Placement Algorithm. DAC 1988: 318-323
12EEXiao-Ming Xiong, Ernest S. Kuh: The Constrained Via Minimization Problem for PCB and VLSI Design. DAC 1988: 573-578
1987
11EEXiao-Ming Xiong, Ernest S. Kuh: Nutcracker: An Efficient and Intelligent Channel Spacer. DAC 1987: 298-304
10EEWayne Wei-Ming Dai, Masao Sato, Ernest S. Kuh: A Dynamic and Efficient Representation of Building-Block Layout. DAC 1987: 376-384
9EEWayne Wei-Ming Dai, Ernest S. Kuh: Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout. IEEE Trans. on CAD of Integrated Circuits and Systems 6(5): 828-837 (1987)
1986
8EEHoward H. Chen, Ernest S. Kuh: Glitter: A Gridless Variable-Width Channel Router. IEEE Trans. on CAD of Integrated Circuits and Systems 5(4): 459-465 (1986)
1985
7EEWayne Wei-Ming Dai, Tetsuo Asano, Ernest S. Kuh: Routing Region Definition and Ordering Scheme for Building-Block Layout. IEEE Trans. on CAD of Integrated Circuits and Systems 4(3): 189-197 (1985)
1984
6EETom Tsan-Kuo Tarng, Malgorzata Marek-Sadowska, Ernest S. Kuh: An Efficient Single-Row Routing Algorithm. IEEE Trans. on CAD of Integrated Circuits and Systems 3(3): 178-183 (1984)
5EEChung-Kuan Cheng, Ernest S. Kuh: Module Placement Based on Resistive Network Optimization. IEEE Trans. on CAD of Integrated Circuits and Systems 3(3): 218-225 (1984)
1983
4EEShuji Tsukiyama, Ernest S. Kuh, Isao Shirakawa: On the Layering Problem of Multilayer PWB Wiring. IEEE Trans. on CAD of Integrated Circuits and Systems 2(1): 30-38 (1983)
3EEErnest S. Kuh: Editorial: Routing in Microelectronics. IEEE Trans. on CAD of Integrated Circuits and Systems 2(4): 213-214 (1983)
1982
2EETakeshi Yoshimura, Ernest S. Kuh: Efficient Algorithms for Channel Routing. IEEE Trans. on CAD of Integrated Circuits and Systems 1(1): 25-35 (1982)
1980
1 Shuji Tsukiyama, Ernest S. Kuh, Isao Shirakawa: On the layering problem of multilayer PWB wiring. Graph Theory and Algorithms 1980: 20-37

Coauthor Index

1Vishwani D. Agrawal [15]
2Tetsuo Asano [7]
3Manjit Borah [57] [59]
4Premal Buch [36] [46]
5James F. Buckwalter [61] [63]
6Kamal Chaudhary [21] [22] [30] [34]
7Howard H. Chen [8]
8Pinghong Chen [54]
9Chung-Kuan Cheng [5] [24] [32] [33] [44] [57] [58] [59] [60] [61] [62] [63] [64]
10Kwang-Ting Cheng (Kwang-Ting (Tim) Cheng) [15]
11Wayne Wei-Ming Dai [7] [9] [10]
12Alina Deutsch [61] [62] [63]
13Daniel M. Dreps [61] [62] [63]
14Henrik Esbensen [45]
15Takashi Fujii [29]
16Masanori Hashimoto [64]
17Xianlong Hong [24] [32] [33] [44]
18Chi-Ping Hsu [13]
19Jin Huang [24] [32] [33] [44]
20Michael A. B. Jackson [14] [17] [19]
21George A. Katopis [61] [62] [63]
22Shen Lin [20] [23] [27] [28] [36]
23Jun-Fa Mao [40]
24Malgorzata Marek-Sadowska [6] [16] [20] [27]
25Takashi Mitsuhashi [26]
26Hiroshi Murata [48]
27Vijay Nagasamy [36]
28Akira Onozawa [30] [34]
29Massoud Pedram [16] [21]
30He Peng [59]
31Khosro Rouz [57] [59]
32Masao Sato [10]
33Rui Shi [58] [60]
34Minshine Shih [25] [31]
35Isao Shirakawa [1] [4]
36Arvind Srinivasan [17] [18] [19] [22]
37Tom Tsan-Kuo Tarng [6]
38Ren-Song Tsay [13] [25]
39Akira Tsuchiya [64]
40Shuji Tsukiyama [1] [4]
41Dongsheng Wang [41] [42] [43] [50]
42Janet Meiling Wang (Janet Meiling Wang Roveda) [40] [49] [51] [52] [53]
43Renshen Wang [61]
44Xiao-Ming Xiong [11] [12]
45Tianxiong Xue [29] [33] [37] [38] [39] [41] [43] [44]
46Takeshi Yoshimura [2]
47Qingjian Yu [35] [39] [49] [51] [52] [53] [55] [56]
48Wenjian Yu [60] [61] [62]
49Ling Zhang [61] [62] [63] [64]
50Yulei Zhang [61] [63] [64]
51Haikun Zhu [62]
52Yi Zhu [60]
53Zhengyong Zhu [57] [58] [59]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)