dblp.uni-trier.dewww.uni-trier.de

Dmitrij Kissler Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
9EEHritam Dutta, Dmitrij Kissler, Frank Hannig, Alexey Kupriyanov, Jürgen Teich, Bernard Pottier: A holistic approach for tightly coupled reconfigurable parallel processors. Microprocessors and Microsystems - Embedded Hardware Design 33(1): 53-62 (2009)
2008
8EESven Eisenhardt, Thomas Schweizer, Julio A. de Oliveira Filho, Tobias Oppold, Wolfgang Rosenstiel, Alexander Thomas, Jürgen Becker, Frank Hannig, Dmitrij Kissler, Hritam Dutta, Jürgen Teich, Heiko Hinkelmann, Peter Zipf, Manfred Glesner: Coarse-grained reconfiguration. FPL 2008: 349
7EEDmitrij Kissler, Andreas Strawetz, Frank Hannig, Jürgen Teich: Power-Efficient Reconfiguration Control in Coarse-Grained Dynamically Reconfigurable Architectures. PATMOS 2008: 307-317
2007
6EEAlexey Kupriyanov, Frank Hannig, Dmitrij Kissler, Jürgen Teich, Julien Lallet, Olivier Sentieys, Sébastien Pillement: Modeling of Interconnection Networks in Massively Parallel Processor Architectures. ARCS 2007: 268-282
5 Jürgen Teich, Frank Hannig, Holger Ruckdeschel, Hritam Dutta, Dmitrij Kissler, Andrej Stravet: A Unified Retargetable Design Methodology for Dedicated and Re-Programmable Multiprocessor Arrays: Case Study and Quantitative Evaluation. ERSA 2007: 14-24
4 Hritam Dutta, Frank Hannig, Alexey Kupriyanov, Dmitrij Kissler, Jürgen Teich, Rainer Schaffer, Sebastian Siegel, Renate Merker, Bernard Pottier: Massively Parallel Processor Architectures: A Co-design Approach. ReCoSoC 2007: 61-68
3EEAlexey Kupriyanov, Dmitrij Kissler, Frank Hannig, Jürgen Teich: Efficient event-driven simulation of parallel processor architectures. SCOPES 2007: 71-80
2006
2 Dmitrij Kissler, Alexey Kupriyanov, Frank Hannig, Dirk Koch, Jürgen Teich: A Generic Framework for Rapid Prototyping of System-on-Chip Designs. CDES 2006: 189-195
1 Dmitrij Kissler, Frank Hannig, Alexey Kupriyanov, Jürgen Teich: A Dynamically Reconfigurable Weakly Programmable Processor Array Architecture Template. ReCoSoC 2006: 31-37

Coauthor Index

1Jürgen Becker [8]
2Hritam Dutta [4] [5] [8] [9]
3Sven Eisenhardt [8]
4Julio A. de Oliveira Filho [8]
5Manfred Glesner [8]
6Frank Hannig [1] [2] [3] [4] [5] [6] [7] [8] [9]
7Heiko Hinkelmann [8]
8Dirk Koch [2]
9Alexey Kupriyanov [1] [2] [3] [4] [6] [9]
10Julien Lallet [6]
11Renate Merker [4]
12Tobias Oppold [8]
13Sébastien Pillement [6]
14Bernard Pottier [4] [9]
15Wolfgang Rosenstiel [8]
16Holger Ruckdeschel [5]
17Rainer Schaffer [4]
18Thomas Schweizer [8]
19Olivier Sentieys [6]
20Sebastian Siegel [4]
21Andrej Stravet [5]
22Andreas Strawetz [7]
23Jürgen Teich [1] [2] [3] [4] [5] [6] [7] [8] [9]
24Alexander Thomas [8]
25Peter Zipf [8]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)