dblp.uni-trier.dewww.uni-trier.de

Ravi R. Iyer Vis

Ravishankar R. Iyer

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
Home Page

*2009
45EEAndrew Herdrich, Ramesh Illikkal, Ravi R. Iyer, Donald Newell, Vineet Chadha, Jaideep Moses: Rate-based QoS techniques for cache/memory in CMP platforms. ICS 2009: 479-488
44EEJaideep Moses, Konstantinos Aisopos, Aamer Jaleel, Ravi R. Iyer, Ramesh Illikkal, Donald Newell, Srihari Makineni: CMPSched$im: Evaluating OS/CMP interaction on shared cache management. ISPASS 2009: 113-122
2008
43EEPriya Govindarajan, Srihari Makineni, Donald Newell, Ravi R. Iyer, Ram Huggahalli, Amit Kumar: Achieving 10Gbps Network Processing: Are We There Yet?. HiPC 2008: 518-528
42EEPadma Apparao, Ravi R. Iyer, Donald Newell: Implications of cache asymmetry on server consolidation performance. IISWC 2008: 24-32
41EEPadma Apparao, Ravi R. Iyer, Xiaomin Zhang, Donald Newell, Tom Adelmeyer: Characterization & analysis of a server consolidation benchmark. VEE 2008: 21-30
2007
40EEOmesh Tickoo, Hari Kannan, Vineet Chadha, Ramesh Illikkal, Ravi R. Iyer, Donald Newell: qTLB: Looking Inside the Look-Aside Buffer. HiPC 2007: 107-118
39EELi Zhao, Ravi R. Iyer, Srihari Makineni, Ramesh Illikkal, Jaideep Moses, Donald Newell: Constraint-Aware Large-Scale CMP Cache Design. HiPC 2007: 161-171
38EELi Zhao, Ravi R. Iyer, Ramesh Illikkal, Donald Newell: Exploring DRAM cache architectures for CMP server platforms. ICCD 2007: 55-62
37EESeongbeom Kim, Fang Liu, Yan Solihin, Ravi R. Iyer, Li Zhao, W. Cohen: Accelerating Full-System Simulation through Characterizing and Predicting Operating System Performance. ISPASS 2007: 1-11
36EEWenlong Li, Eric Li, Aamer Jaleel, Jiulong Shan, Yurong Chen, Qigang Wang, Ravi R. Iyer, Ramesh Illikkal, Yimin Zhang, Dong Liu, M. Liao, Wei Wei, Jinhua Du: Understanding the Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs Using Hardware-Software Co-simulation. ISPASS 2007: 35-43
35EELi Zhao, Ravi R. Iyer, Ramesh Illikkal, Jaideep Moses, Srihari Makineni, Donald Newell: CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms. PACT 2007: 339-352
34EERavi R. Iyer, Li Zhao, Fei Guo, Ramesh Illikkal, Srihari Makineni, Donald Newell, Yan Solihin, Lisa R. Hsu, Steven K. Reinhardt: QoS policies and architecture for cache/memory in CMP platforms. SIGMETRICS 2007: 25-36
33EEVineet Chadha, Ramesh Illikkal, Ravi R. Iyer, Jaideep Moses, Donald Newell, Renato J. O. Figueiredo: I/O processing in a virtualized platform: a simulation-driven approach. VEE 2007: 116-125
32EELi Zhao, Ravi R. Iyer, Jaideep Moses, Ramesh Illikkal, Srihari Makineni, Donald Newell: Exploring Large-Scale CMP Architectures Using ManySim. IEEE Micro 27(4): 21-33 (2007)
31EELi Zhao, Laxmi N. Bhuyan, Ravi R. Iyer, Srihari Makineni, Donald Newell: Hardware Support for Accelerating Data Movement in Server Platform. IEEE Trans. Computers 56(6): 740-753 (2007)
2006
30EESrihari Makineni, Ravishankar R. Iyer, Partha Sarangam, Donald Newell, Li Zhao, Ramesh Illikkal, Jaideep Moses: Receive Side Coalescing for Accelerating TCP/IP Processing. HiPC 2006: 289-300
29EERavi R. Iyer, Mahesh Bhat, Li Zhao, Ramesh Illikkal, Srihari Makineni, Michael Jones, Kumar Shiv, Donald Newell: Exploring Small-Scale and Large-Scale CMP Architectures for Commercial Java Servers. IISWC 2006: 191-200
28EEPadma Apparao, Ravi R. Iyer, Donald Newell: Architectural Characterization of VM Scaling on an SMP Machine. ISPA Workshops 2006: 464-473
27EEKeshavan Varadarajan, S. K. Nandy, Vishal Sharda, Amrutur Bharadwaj, Ravi R. Iyer, Srihari Makineni, Donald Newell: Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions. MICRO 2006: 433-442
26EELisa R. Hsu, Steven K. Reinhardt, Ravishankar R. Iyer, Srihari Makineni: Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. PACT 2006: 13-22
25EELi Zhao, Yan Luo, Laxmi N. Bhuyan, Ravi R. Iyer: A Network Processor-Based, Content-Aware Switch. IEEE Micro 26(3): 72-84 (2006)
2005
24EELi Zhao, Yan Luo, Laxmi N. Bhuyan, Ravi R. Iyer: SpliceNP: a TCP splicer using a network processor. ANCS 2005: 135-143
23EELi Zhao, Yan Luo, Laxmi N. Bhuyan, Ravishankar R. Iyer: Design and Implementation of a Content-Aware Switch Using a Network Processor. Hot Interconnects 2005: 79-85
22EELi Zhao, Ravi R. Iyer, Srihari Makineni, Laxmi N. Bhuyan, Donald Newell: Hardware Support for Bulk Data Movement in Server Platforms. ICCD 2005: 53-60
21EERam Huggahalli, Ravi R. Iyer, Scott Tetrick: Direct Cache Access for High Bandwidth Network I/O. ISCA 2005: 50-59
20EELi Zhao, Ravi R. Iyer, Srihari Makineni, Laxmi N. Bhuyan: Anatomy and Performance of SSL Processing. ISPASS 2005: 197-206
19EERavi R. Iyer, Jack Perdue, Lawrence Rauchwerger, Nancy M. Amato, Laxmi N. Bhuyan: An Experimental Evaluation of the HP V-Class and SGI Origin 2000 Multiprocessors using Microbenchmarks and Scientific Applications. International Journal of Parallel Programming 33(4): 307-350 (2005)
18EELisa R. Hsu, Ravishankar R. Iyer, Srihari Makineni, Steven K. Reinhardt, Donald Newell: Exploring the cache design space for large scale CMPs. SIGARCH Computer Architecture News 33(4): 24-33 (2005)
2004
17EESrihari Makineni, Ravi R. Iyer: Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor. HPCA 2004: 152-163
16EEPadma Apparao, Ravi R. Iyer, Ricardo Morin, Naren Nayak, Mahesh Bhat, David Halliwell, William Steinberg: Architectural Characterization of an XML-Centric Commercial Server Workload. ICPP 2004: 292-300
15EERavi R. Iyer: CQoS: a framework for enabling QoS in shared caches of CMP platforms. ICS 2004: 257-266
14EEJaideep Moses, Ramesh Illikkal, Ravi R. Iyer, Ram Huggahalli, Donald Newell: ASPEN: Towards Effective Simulation of Threads and Engines in Evolving Platforms. MASCOTS 2004: 51-58
13EEGreg J. Regnier, Srihari Makineni, Ramesh Illikkal, Ravi R. Iyer, Dave B. Minturn, Ram Huggahalli, Donald Newell, Linda S. Cline, Annie Foong: TCP Onloading for Data Center Servers. IEEE Computer 37(11): 48-58 (2004)
12EERavi R. Iyer: Characterization and Evaluation of Cache Hierarchies for Web Servers. World Wide Web 7(3): 259-280 (2004)
2003
11EERavi R. Iyer: On Modeling and Analyzing Cache Hierarchies using CASPER. MASCOTS 2003: 182-187
2002
10EERong Yu, Laxmi N. Bhuyan, Ravi R. Iyer: Comparing the Memory System Performance of DSS Workloads on the HP V-Class and SGI Origin 2000. IPDPS 2002
9EERavishankar R. Iyer, Hu-Jun Wang, Laxmi N. Bhuyan: Design and analysis of static memory management policies for CC-NUMA multiprocessors. Journal of Systems Architecture 48(1-3): 59-80 (2002)
2001
8 Ravi R. Iyer: Exploring the Cache Design Space for Web Servers. IPDPS 2001: 67
2000
7EERavi R. Iyer, Laxmi N. Bhuyan, Ashwini K. Nanda: Using Switch Directories to Speed Up Cache-to-Cache Transfers in CC-NUMA Multiprocessors. IPDPS 2000: 721-728
6EERavi R. Iyer, Laxmi N. Bhuyan: Design and Evaluation of a Switch Cache Architecture for CC-NUMA Multiprocessors. IEEE Trans. Computers 49(8): 779-797 (2000)
5EELaxmi N. Bhuyan, Ravi R. Iyer, Hu-Jun Wang, Akhilesh Kumar: Impact of CC-NUMA Memory Management Policies on the Application Performance of Multistage Switching Networks. IEEE Trans. Parallel Distrib. Syst. 11(3): 230-246 (2000)
1999
4EERavi R. Iyer, Laxmi N. Bhuyan: Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors. HPCA 1999: 152-160
3EERavi R. Iyer, Nancy M. Amato, Lawrence Rauchwerger, Laxmi N. Bhuyan: Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications. International Conference on Supercomputing 1999: 339-347
1998
2EELaxmi N. Bhuyan, Hu-Jun Wang, Ravi R. Iyer, Akhilesh Kumar: Impact of Switch Design on the Application Performance of Cache-Coherent Multiprocessors. IPPS/SPDP 1998: 466-474
1997
1EELaxmi N. Bhuyan, Ravi R. Iyer, Tahsin Askar, Ashwini K. Nanda, Mohan Kumar: Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor. IEEE Trans. Parallel Distrib. Syst. 8(1): 82-95 (1997)

Coauthor Index

1Tom Adelmeyer [41]
2Konstantinos Aisopos [44]
3Nancy M. Amato [3] [19]
4Padma Apparao [16] [28] [41] [42]
5Tahsin Askar [1]
6Amrutur Bharadwaj [27]
7Mahesh Bhat [16] [29]
8Laxmi N. Bhuyan [1] [2] [3] [4] [5] [6] [7] [9] [10] [19] [20] [22] [23] [24] [25] [31]
9Vineet Chadha [33] [40] [45]
10Yurong Chen [36]
11Linda S. Cline [13]
12W. Cohen [37]
13Jinhua Du [36]
14Renato J. O. Figueiredo [33]
15Annie Foong [13]
16Priya Govindarajan [43]
17Fei Guo [34]
18David Halliwell [16]
19Andrew Herdrich [45]
20Lisa R. Hsu [18] [26] [34]
21Ram Huggahalli [13] [14] [21] [43]
22Ramesh Illikkal [13] [14] [29] [30] [32] [33] [34] [35] [36] [38] [39] [40] [44] [45]
23Aamer Jaleel [36] [44]
24Michael Jones [29]
25Hari Kannan [40]
26Seongbeom Kim [37]
27Akhilesh Kumar [2] [5]
28Amit Kumar [43]
29Mohan Kumar [1]
30Eric Li [36]
31Wenlong Li [36]
32M. Liao [36]
33Dong Liu [36]
34Fang Liu [37]
35Yan Luo [23] [24] [25]
36Srihari Makineni [13] [17] [18] [20] [22] [26] [27] [29] [30] [31] [32] [34] [35] [39] [43] [44]
37Dave B. Minturn [13]
38Ricardo Morin [16]
39Jaideep Moses [14] [30] [32] [33] [35] [39] [44] [45]
40Ashwini K. Nanda [1] [7]
41S. K. Nandy (Soumitra Kumar Nandy) [27]
42Naren Nayak [16]
43Donald Newell [13] [14] [18] [22] [27] [28] [29] [30] [31] [32] [33] [34] [35] [38] [39] [40] [41] [42] [43] [44] [45]
44Jack Perdue [19]
45Lawrence Rauchwerger [3] [19]
46Greg J. Regnier [13]
47Steven K. Reinhardt [18] [26] [34]
48Partha Sarangam [30]
49Jiulong Shan [36]
50Vishal Sharda [27]
51Kumar Shiv [29]
52Yan Solihin [34] [37]
53William Steinberg [16]
54Scott Tetrick [21]
55Omesh Tickoo [40]
56Keshavan Varadarajan [27]
57Hu-Jun Wang [2] [5] [9]
58Qigang Wang [36]
59Wei Wei [36]
60Rong Yu [10]
61Xiaomin Zhang [41]
62Yimin Zhang [36]
63Li Zhao [20] [22] [23] [24] [25] [29] [30] [31] [32] [34] [35] [37] [38] [39]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)