dblp.uni-trier.dewww.uni-trier.de

Yin-Tsung Hwang Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
24EEYin-Tsung Hwang, Hua-Hsin Luo: Automatic IP Interface Synthesis Supporting Multi-layer Communication Protocols in SoC Designs. IAS 2009: 169-172
2008
23EEYin-Tsung Hwang, Wei-Da Chen: A low complexity complex QR factorization design for signal detection in MIMO OFDM systems. ISCAS 2008: 932-935
22EEJin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu: Low Complexity Dual-Mode Pulse Generator Designs. IEICE Transactions 91-A(7): 1812-1815 (2008)
2007
21EEYin-Tsung Hwang, Jin-Fa Lin, Ming-Hwa Sheu, Chia-Jen Sheu: Low Power Multipliers Using Enhenced Row Bypassing Schemes. SiPS 2007: 136-141
20EECheng-Chen Lin, Yin-Tsung Hwang, Kwan-Hsun Tseng, Shao-Wen Chen: Wavelet Based Lossless Video Compression Using Motion Compensated Temporal Filtering. SiPS 2007: 686-691
2006
19EEYin-Tsung Hwang, Jin-Fa Lin, Ming-Hwa Sheu, Chia-Jen Sheu: Low Power Multiplier Designs Based on Improved Column Bypassing Schemes. APCCAS 2006: 594-597
18EEJin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu, Cheng-Che Ho: A high speed and energy efficient full adder design using complementary & level restoring carry logic. ISCAS 2006
17EEYin-Tsung Hwang, Jiun-Yan Chen, Ming-Hwa Sheu: Automatic Generation of Programmable Parallel CRC & Scrambler Designs. SiPS 2006: 286-291
2005
16EEYin-Tsung Hwang, Chen-Yu Tsai, Cheng-Chen Lin: Block-wise adaptive modulation for OFDM WLAN systems. ISCAS (6) 2005: 6098-6101
15EETai-Yi Huang, Chung-Ta King, Youn-Long Steve Lin, Yin-Tsung Hwang: The embedded software consortium of taiwan. ACM Trans. Embedded Comput. Syst. 4(3): 612-632 (2005)
14EEChien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Yin-Tsung Hwang, Jun-Hong Chen: VLSI architectural design tradeoffs for sliding-window log-MAP decoders. IEEE Trans. VLSI Syst. 13(4): 439-447 (2005)
2004
13 Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Yin-Tsung Hwang, Jun-Hong Chen, Hsin-Fu Lo: VLSI architecture exploration for sliding-window Log-MAP decoders. ISCAS (2) 2004: 513-516
12EEChien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang: High-Speed, Low-Complexity Systolic Designs of Novel Iterative Division Algorithms in GF(2^m). IEEE Trans. Computers 53(3): 375-380 (2004)
2003
11EEYin-Tsung Hwang, Kuo-Wei Liao, Chien-Hsing Wu: FPGA realization of an OFDM frame synchronization design for dispersive channels. ISCAS (2) 2003: 256-259
2002
10EEYin-Tsung Hwang, Cheng-Ji Chang, Bor-Liang Chen: A rapid prototyping embedded system platform and its HW/SW communication interface generation and verification. APCCAS (1) 2002: 481-484
9EEChien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang: An area-efficient systolic division circuit over GF(2/sup m/) for secure communication. ISCAS (5) 2002: 733-736
2001
8EEChien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang: Systolic VLSI realization of a novel iterative division algorithm over GF(2m): a high-speed, low-complexity design. ISCAS (4) 2001: 33-36
7EEYin-Tsung Hwang, Jih-Cheng Han, Jing-Yi Liu: Design and implementation of channel equalizers for block transmission systems. ISCAS (4) 2001: 354-357
1998
6EEYin-Tsung Hwang, Yuan-Hung Wang: Communication and Interface Synthesis on a Rapid Prototyping Hardware/Software Codesign System. ISSS 1998: 76-82
5EEYin-Tsung Hwang, Jer-Sho Hwang: Simulated Evolution Based Parallel Code Generation for Programmable DSP Processors. J. Inf. Sci. Eng. 14(1): 139-165 (1998)
4EEYin-Tsung Hwang, Yuan-Hung Wang, Jer-Sho Hwang: Rapid Prototyping of Hardware / Software Codesign for Embedded Signal Processing. J. Inf. Sci. Eng. 14(3): 605-632 (1998)
1996
3EEChing-Long Su, Yin-Tsung Hwang: Distributed arithmetic-based architectures for high speed IIR filter design. ICPADS 1996: 156-161
1995
2EEYin-Tsung Hwang, Yu Hen Hu: A unified partitioning and scheduling scheme for mapping multi-stage regular iterative algorithms onto processor arrays. VLSI Signal Processing 11(1-2): 133-150 (1995)
1992
1EEYin-Tsung Hwang, Yu Hen Hu: MSSM - A design aid for multi-stage systolic mapping. VLSI Signal Processing 4(2-3): 125-145 (1992)

Coauthor Index

1Cheng-Ji Chang [10]
2Bor-Liang Chen [10]
3Jiun-Yan Chen [17]
4Jun-Hong Chen [13] [14]
5Shao-Wen Chen [20]
6Wei-Da Chen [23]
7Jih-Cheng Han [7]
8Cheng-Che Ho [18]
9Yu Hen Hu [1] [2]
10Tai-Yi Huang [15]
11Jer-Sho Hwang [4] [5]
12Chung-Ta King [15]
13Kuo-Wei Liao [11]
14Cheng-Chen Lin [16] [20]
15Jin-Fa Lin [18] [19] [21] [22]
16Youn-Long Steve Lin [15]
17Jing-Yi Liu [7]
18Hsin-Fu Lo [13]
19Hua-Hsin Luo [24]
20Chia-Jen Sheu [19] [21]
21Ming-Hwa Sheu [17] [18] [19] [21] [22]
22Ming-Der Shieh [8] [9] [12] [13] [14]
23Ching-Long Su [3]
24Chen-Yu Tsai [16]
25Kwan-Hsun Tseng [20]
26Yuan-Hung Wang [4] [6]
27Chien-Hsing Wu [8] [9] [11] [12] [13] [14]
28Chien-Ming Wu [8] [9] [12] [13] [14]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)