dblp.uni-trier.dewww.uni-trier.de

Ming-Ching Huang Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2006
1EEJin-Tai Yan, Yen-Hsiang Chen, Chia-Fang Lee, Ming-Ching Huang: Multilevel timing-constrained full-chip routing in hierarchical quad-grid model. ISCAS 2006

Coauthor Index

1Yen-Hsiang Chen [1]
2Chia-Fang Lee [1]
3Jin-Tai Yan [1]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)