dblp.uni-trier.dewww.uni-trier.de

Yu-Tsao Hsing Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
4EELi-Ming Denq, Yu-Tsao Hsing, Cheng-Wen Wu: Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories. IEEE Design & Test of Computers 26(2): 64-73 (2009)
2007
3EEYu-Tsao Hsing, Chun-Chieh Huang, Jen-Chieh Yeh, Cheng-Wen Wu: SDRAM Delay Fault Modeling and Performance Testing. VTS 2007: 53-58
2006
2EEMu-Hsien Hsu, Yu-Tsao Hsing, Jen-Chieh Yeh, Cheng-Wen Wu: Fault-Pattern Oriented Defect Diagnosis for Flash Memory. MTDT 2006: 3-8
2004
1EEYu-Tsao Hsing, Chih-Wea Wang, Ching-Wei Wu, Chih-Tsun Huang, Cheng-Wen Wu: Failure Factor Based Yield Enhancement for SRAM Designs. DFT 2004: 20-28

Coauthor Index

1Li-Ming Denq [4]
2Mu-Hsien Hsu [2]
3Chih-Tsun Huang [1]
4Chun-Chieh Huang [3]
5Chih-Wea Wang [1]
6Cheng-Wen Wu [1] [2] [3] [4]
7Ching-Wei Wu [1]
8Jen-Chieh Yeh [2] [3]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)