dblp.uni-trier.dewww.uni-trier.de

Scot W. Hornick Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*1991
6 Scot W. Hornick, Franco P. Preparata: Deterministic P-RAM Simulation with Constant Redundancy Inf. Comput. 92(1): 81-96 (1991)
1990
5 Scot W. Hornick, Sanjeev R. Maddila, Ernst P. Mücke, Harald Rosenberger, Steven Skiena, Ioannis G. Tollis: Searching on a Tape. IEEE Trans. Computers 39(10): 1265-1272 (1990)
1989
4EEScot W. Hornick, Franco P. Preparata: Deterministic P-RAM Simulation with Constant Redundancy. SPAA 1989: 103-109
3EEGianfranco Bilardi, Scot W. Hornick, Majid Sarrafzadeh: Optimal VLSI Architectures for Multidimensional DFT. SPAA 1989: 265-272
1987
2 Scot W. Hornick, Majid Sarrafzadeh: On Problem Transformability in VLSI. Algorithmica 2: 97-111 (1987)
1959
1 Scot W. Hornick: IBM 709 Tape Matrix Compiler. Commun. ACM 2(9): 31-32 (1959)

Coauthor Index

1Gianfranco Bilardi [3]
2Sanjeev R. Maddila [5]
3Ernst P. Mücke [5]
4Franco P. Preparata [4] [6]
5Harald Rosenberger [5]
6Majid Sarrafzadeh [2] [3]
7Steven Skiena [5]
8Ioannis G. Tollis [5]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)