dblp.uni-trier.dewww.uni-trier.de

Yohei Hasegawa Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
19EELei Zhao, Hui Xu, Naomi Seki, Saito Yoshiki, Yohei Hasegawa, Kimiyoshi Usami, Hideharu Amano: Cache Controller Design on Ultra Low Leakage Embedded Processors. ARCS 2009: 171-182
18EEYohei Hasegawa, Masahiro Jibiki: Ethernet Topology Detection from a Single Host without Assistance of Network Nodes or Other Hosts. IEICE Transactions 92-B(4): 1128-1136 (2009)
2008
17 Masaru Kato, Yohei Hasegawa, Hideharu Amano: Evaluation of MuCCRA-D: A Dynamically Reconfigurable Processor with Directly Interconnected PEs. ERSA 2008: 215-221
16EEToru Sano, Masaru Kato, Satoshi Tsutsumi, Yohei Hasegawa, Hideharu Amano: Instruction buffer mode for multi-context Dynamically Reconfigurable Processors. FPL 2008: 215-220
15EETakashi Nishimura, Keiichiro Hirai, Yoshiki Saito, Takuro Nakamura, Yohei Hasegawa, Satoshi Tsutsusmi, Vasutan Tunbunheng, Hideharu Amano: Power reduction techniques for Dynamically Reconfigurable Processor Arrays. FPL 2008: 305-310
14EENaomi Seki, Lei Zhao, Jo Kei, Daisuke Ikebuchi, Yu Kojima, Yohei Hasegawa, Hideharu Amano, Toshihiro Kashima, Seidai Takeda, Toshiaki Shirai, Mitsutaka Nakata, Kimiyoshi Usami, Tetsuya Sunata, Jun Kanai, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura: A fine-grain dynamic sleep control scheme in MIPS R3000. ICCD 2008: 612-617
2007
13 Vu Manh Tuan, Yohei Hasegawa, Hideharu Amano: Performance Analysis of Multi-process Execution Model on Dynamically Reconfigurable Processor. ERSA 2007: 203-206
12EEYohei Hasegawa, Hideharu Amano: Design Methodology and Trade-offs Analysis for Parameterized Dynamically Reconfigurable Processor Arrays. FPL 2007: 796-799
11EEYohei Hasegawa, Ichiro Yamaguchi, Takayuki Hama, Hideyuki Shimonishi, Tutomu Murase: Deployable multipath communication scheme with sufficient performance data distribution method. Computer Communications 30(17): 3285-3292 (2007)
2006
10EEVu Manh Tuan, Yohei Hasegawa, Naohiro Katsura, Hideharu Amano: Performance/Cost Trade-Off Evaluation for the DCT Implementation on the Dynamically Reconfigurable Processor. ARC 2006: 115-121
9EEHideharu Amano, Yohei Hasegawa, Shohei Abe, K. Ishikawa, Shunsuke Tsutsumi, Shunsuke Kurotaki, Takuro Nakamura, Takashi Nishimura: A Context Dependent Clock Control Mechanism for Dynamically Reconfigurable Processors. FPL 2006: 1-6
8EEMasayasu Suzuki, Yohei Hasegawa, Vu Manh Tuan, Shohei Abe, Hideharu Amano: A cost-effective context memory structure for dynamically reconfigurable processors. IPDPS 2006
7EEYohei Hasegawa, Shohei Abe, Shunsuke Kurotaki, Vu Manh Tuan, Naohiro Katsura, Takuro Nakamura, Takashi Nishimura, Hideharu Amano: Performance and power analysis of time-multiplexed execution on dynamically reconfigurable processor. IPDPS 2006
2005
6EEHideharu Amano, Shohei Abe, Yohei Hasegawa, Katsuaki Deguchi, Masayasu Suzuki: Performance and Cost Analysis of Time-Multiplexed Execution on the Dynamically Reconfigurable Processor. FCCM 2005: 315-316
5EEYohei Hasegawa, Shohei Abe, Katsuaki Deguchi, Masayasu Suzuki, Hideharu Amano: Time-multiplexed execution on the dynamically reconfigurable processor: a performance/cost evaluation. FPGA 2005: 265
4 Hideharu Amano, Shohei Abe, Katsuaki Deguchi, Yohei Hasegawa: An I/O mechanism on a Dynamically Reconfigurable Processor - Which should be moved: Data or Configuration? FPL 2005: 347-352
3 Yohei Hasegawa, Shohei Abe, Hiroki Matsutani, Hideharu Amano, Kenichiro Anjo, Toru Awashima: An Adaptive Cryptographic Accelerator for IPsec on Dynamically Reconfigurable Processor. FPT 2005: 163-170
2004
2EENoriaki Suzuki, Shunsuke Kurotaki, Masayasu Suzuki, Naoto Kaneko, Yutaka Yamada, Katsuaki Deguchi, Yohei Hasegawa, Hideharu Amano, Kenichiro Anjo, Masato Motomura, Kazutoshi Wakabayashi, Takeo Toi, Toru Awashima: Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor. FCCM 2004: 328-329
2001
1EETakashi Egawa, Koji Hino, Yohei Hasegawa: Fast and Secure Packet Processing Environment for Per-Packet QoS Customization. IWAN 2001: 34-48

Coauthor Index

1Shohei Abe [3] [4] [5] [6] [7] [8] [9]
2Hideharu Amano [2] [3] [4] [5] [6] [7] [8] [9] [10] [12] [13] [14] [15] [16] [17] [19]
3Kenichiro Anjo [2] [3]
4Toru Awashima [2] [3]
5Katsuaki Deguchi [2] [4] [5] [6]
6Takashi Egawa [1]
7Takayuki Hama [11]
8Koji Hino [1]
9Keiichiro Hirai [15]
10Daisuke Ikebuchi [14]
11K. Ishikawa [9]
12Masahiro Jibiki [18]
13Jun Kanai [14]
14Naoto Kaneko [2]
15Toshihiro Kashima [14]
16Masaru Kato [16] [17]
17Naohiro Katsura [7] [10]
18Jo Kei [14]
19Yu Kojima [14]
20Masaaki Kondo [14]
21Shunsuke Kurotaki [2] [7] [9]
22Hiroki Matsutani [3]
23Masato Motomura [2]
24Tutomu Murase [11]
25Hiroshi Nakamura [14]
26Takuro Nakamura [7] [9] [15]
27Mitsutaka Nakata [14]
28Mitaro Namiki [14]
29Takashi Nishimura [7] [9] [15]
30Yoshiki Saito [15]
31Toru Sano [16]
32Naomi Seki [14] [19]
33Hideyuki Shimonishi [11]
34Toshiaki Shirai [14]
35Tetsuya Sunata [14]
36Masayasu Suzuki [2] [5] [6] [8]
37Noriaki Suzuki [2]
38Seidai Takeda [14]
39Takeo Toi [2]
40Satoshi Tsutsumi [16]
41Shunsuke Tsutsumi [9]
42Satoshi Tsutsusmi [15]
43Vu Manh Tuan [7] [8] [10] [13]
44Vasutan Tunbunheng [15]
45Kimiyoshi Usami [14] [19]
46Kazutoshi Wakabayashi [2]
47Hui Xu [19]
48Yutaka Yamada [2]
49Ichiro Yamaguchi [11]
50Saito Yoshiki [19]
51Lei Zhao [14] [19]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)