dblp.uni-trier.dewww.uni-trier.de

Gunhee Han Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
14EEDongsoo Kim, Jimin Cheon, Gunhee Han: An Offset Cancelled Winner-Take-All Circuit. IEICE Transactions 92-A(2): 430-435 (2009)
13EESeunghyun Lim, Gunhee Han: Mismatch-Insensitive High Precision Switched-Capacitor Multiply-by-Four Amplifier. IEICE Transactions 92-C(3): 377-379 (2009)
2007
12 Dongsoo Kim, Gunhee Han: A Low Noise and Low Power CMOS Image Sensor with Pixel-level Correlated Double Sampling. DDECS 2007: 113-116
11EEMinho Kwon, Gunhee Han: An I/Q Channel Time-Interleaved Band-Pass Sigma-Delta Modulator for a Low-IF Receiver. ISCAS 2007: 5-8
2006
10EEKwisung Yoo, Gunhee Han: An adaptation method for FIR pre-emphasis filter on backplane channel. ISCAS 2006
9EESeogheon Ham, Yonghee Lee, Wunki Jung, Seunghyun Lim, Kwisung Yoo, Youngcheol Chae, Jihyun Cho, Dongmyung Lee, Gunhee Han: CMOS image sensor with analog gamma correction using nonlinear single-slope ADC. ISCAS 2006
8EEKunil Choe, Gunhee Han: 1lambda-Deviation Compensation Scheme for Ultrasonic Positioning System. IEICE Transactions 89-A(6): 1754-1756 (2006)
7EEKunil Choe, Gunhee Han: A Compact Implementation Scheme of 1-Dimensional PSDs with Double-Resolution Interpolation. IEICE Transactions 89-C(12): 1958-1961 (2006)
2005
6EEDongsun Kim, Hyunsik Kim, Hongsik Kim, Gunhee Han, Duckjin Chung: A SIMD Neural Network Processor for Image Processing. ISNN (2) 2005: 665-672
5EEMinho Kwon, Youngcheol Chae, Gunhee Han: Sub-µW Switched-Capacitor Circuits Using a Class-C Inverter. IEICE Transactions 88-A(5): 1313-1319 (2005)
2004
4EEYoungcheol Chae, Minho Kwon, Gunhee Han: A 0.8-µW switched-capacitor sigma-delta modulator using a class-C inverter. ISCAS (1) 2004: 1152-1155
2003
3EEMinho Kwon, Jungyoon Lee, Gunhee Han: A time-interleaved switched-capacitor band-pass delta-sigma modulator. ISCAS (1) 2003: 941-944
1999
2EEO. A. Gonzalez, Gunhee Han, José Pineda de Gyvez, Edgar Sánchez-Sinencio: CMOS cryptosystem using a Lorenz chaotic oscillator. ISCAS (5) 1999: 442-445
1995
1 Gunhee Han, Edgar Sánchez-Sinencio: A General Purpose Discrete-Time Multiplexing Neuron-Array Architecture. ISCAS 1995: 1320-1323

Coauthor Index

1Youngcheol Chae [4] [5] [9]
2Jimin Cheon [14]
3Jihyun Cho [9]
4Kunil Choe [7] [8]
5Duckjin Chung [6]
6O. A. Gonzalez [2]
7José Pineda de Gyvez [2]
8Seogheon Ham [9]
9Wunki Jung [9]
10Dongsoo Kim [12] [14]
11Dongsun Kim [6]
12Hongsik Kim [6]
13Hyunsik Kim [6]
14Minho Kwon [3] [4] [5] [11]
15Dongmyung Lee [9]
16Jungyoon Lee [3]
17Yonghee Lee [9]
18Seunghyun Lim [9] [13]
19Edgar Sánchez-Sinencio [1] [2]
20Kwisung Yoo [9] [10]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)