dblp.uni-trier.dewww.uni-trier.de

Pei Gu Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2006
1EEPei Gu, Uzi Vishkin: Case study of gate-level logic simulation on an extremely fine-grained chip multiprocessor. J. Embedded Computing 2(2): 181-190 (2006)

Coauthor Index

1Uzi Vishkin [1]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)