dblp.uni-trier.dewww.uni-trier.de

Alain Greiner

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
29EEIvan Miro Panades, Fabien Clermidy, Pascal Vivet, Alain Greiner: Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture. NOCS 2008: 139-148
2007
28EEAbbas Sheibanyrad, Ivan Miro Panades, Alain Greiner: Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture. DATE 2007: 1090-1095
27 Abbas Sheibanyrad, Alain Greiner: Hybrid-Timing FIFOs to Use on Networks-on-Chip in GALS Architectures. ESA 2007: 27-33
26EEIvan Miro Panades, Alain Greiner: Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures. NOCS 2007: 83-94
25EEMatthieu Tuna, Mounir Benabdenbi, Alain Greiner: At-Speed Testing of Core-Based System-on-Chip Using an Embedded Micro-Tester. VTS 2007: 447-454
24EEHervé Charlery, Adrijean Andriahantenaina, Alain Greiner: Physical design of the VCI wrappers for the on-chip packet-switched network named SPIN. Computers & Electrical Engineering 33(4): 299-309 (2007)
2006
23EERabie Ben Atitallah, Smaïl Niar, Alain Greiner, Samy Meftali, Jean-Luc Dekeyser: Estimating Energy Consumption for an MPSoC Architectural Exploration. ARCS 2006: 298-310
22EEEmmanuel Viaud, François Pêcheux, Alain Greiner: An efficient TLM/T modeling and simulation environment based on conservative parallel discrete event principles. DATE 2006: 94-99
21EEFrédéric Pétrot, Alain Greiner, Pascal Gomez: On Cache Coherency and Memory Consistency Issues in NoC Based Shared Memory Multiprocessor SoC Architectures. DSD 2006: 53-60
20EEAbbas Sheibanyrad, Alain Greiner: Two Efficient Synchronous Û Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures. PATMOS 2006: 191-202
19 Etienne Faure, Alain Greiner, Daniela Genius: A generic hardware/software communication mechanism for Multi-Processor System on Chip, Targeting Telecommunication Applications. ReCoSoC 2006: 237-242
18 Alain Greiner, Frédéric Pétrot, M. Carrier, Mounir Benabdenbi, R. Chotin-Avot, Raphaël Labayrade: MP-SoC Architecture for an Obstacle Detection Application in Pre-Crash Situation. ReCoSoC 2006: 24-30
2004
17EEMounir Benabdenbi, Alain Greiner, François Pêcheux, Emmanuel Viaud, Matthieu Tuna: STEPS: Experimenting a New Software-Based Strategy for Testing SoCs Containing P1500-Compliant IP Cores. DATE 2004: 712-713
2003
16EEAdrijean Andriahantenaina, Alain Greiner: Micro-Network for SoC: Implementation of a 32-Port SPIN network. DATE 2003: 11128-11129
15EEAdrijean Andriahantenaina, Hervé Charlery, Alain Greiner, Laurent Mortiez, Cesar Albenes Zeferino: SPIN: A Scalable, Packet Switched, On-Chip Micro-Network. DATE 2003: 20070-20073
2001
14EEMohamed Dessouky, Andreas Kaiser, Marie-Minerve Louërat, Alain Greiner: Analog design for reuse - case study: very low-voltage sigma-delta modulator. DATE 2001: 353-360
13 Jean Lou Desbarbieux, Olivier Gluck, Amal Zerrouki, Alexandre Fenyo, Alain Greiner, Franck Wajsbürt, Cyril Spasevski, Fabrício Silva, E. Dreyfus: Protocol and Performance Analysis of the MPC Parallel Computer. IPDPS 2001: 52
2000
12EEPierre Guerrier, Alain Greiner: A Generic Architecture for On-Chip Packet-Switched Interconnections. DATE 2000: 250-256
1997
11EEFrédéric Pétrot, Denis Hommais, Alain Greiner: A Simulation Environment for Core Based Embedded Systems. Annual Simulation Symposium 1997: 86-91
10EEFrédéric Pétrot, Denis Hommais, Alain Greiner: Cycle precise core based hardware/software system simulation with predictable event propagation. EUROMICRO 1997: 182-187
1995
9 Marcello Duhalde, Alain Greiner, Frédéric Pétrot: A High Performance Modular Embedded ROM Architecture. ISCAS 1995: 1057-1060
1994
8 M. Hirech, O. Florent, Alain Greiner, E. Rejouan: A Redefinable Symbolic Simulation Technique to Testability Design Rules Checking. EDAC-ETC-EUROASIC 1994: 668
7 Luc Burgun, N. Dictus, Alain Greiner, E. Pradho, C. Sarwary: Multilevel Logic Synthesis of Very High Complexity Circuits. EDAC-ETC-EUROASIC 1994: 669
6 Alain Greiner, L. Lucas, Franck Wajsbürt, Laurent Winckel: Design of a High Complexity Superscalar Microprocessor with the Portable IDPS ASIC Library. EDAC-ETC-EUROASIC 1994: 9-13
5EELuc Burgun, N. Dictus, Alain Greiner, E. Prado Lopes, C. Sarwary: Multilevel logic optimization of very high complexity circuits. EURO-DAC 1994: 14-19
4EEAlain Greiner, Frédéric Pétrot: Using C to write portable CMOS VLSI module generators. EURO-DAC 1994: 676-681
3 Denis Archambaud, Pascal Faudemay, Alain Greiner: RAPID-2, An Object-Oriented Associative Memory Applicable to Genome Data Processing. HICSS (5) 1994: 150-159
2 M. Hirech, O. Florent, Alain Greiner, E. Rejouan: A Redefinable Symbolic Simulation Technique to Testability Design Rules Checking. ISCAS 1994: 89-92
1992
1 Lotfi Ben Ammar, Alain Greiner: FITPATH: A Process-Independent Datapath Compiler Providing High Density Layout. Synthesis for Control Dominated Circuits 1992: 133-151

Coauthor Index

1Lotfi Ben Ammar [1]
2Adrijean Andriahantenaina [15] [16] [24]
3Denis Archambaud [3]
4Rabie Ben Atitallah [23]
5Mounir Benabdenbi [17] [18] [25]
6Luc Burgun [5] [7]
7M. Carrier [18]
8Hervé Charlery [15] [24]
9R. Chotin-Avot [18]
10Fabien Clermidy [29]
11Jean-Luc Dekeyser [23]
12Jean Lou Desbarbieux [13]
13Mohamed Dessouky [14]
14N. Dictus [5] [7]
15E. Dreyfus [13]
16Marcello Duhalde [9]
17Pascal Faudemay [3]
18Etienne Faure [19]
19Alexandre Fenyo [13]
20O. Florent [2] [8]
21Daniela Genius [19]
22Olivier Gluck [13]
23Pascal Gomez [21]
24Pierre Guerrier [12]
25M. Hirech [2] [8]
26Denis Hommais [10] [11]
27Andreas Kaiser [14]
28Raphaël Labayrade [18]
29E. Prado Lopes [5]
30Marie-Minerve Louërat [14]
31L. Lucas [6]
32Samy Meftali [23]
33Laurent Mortiez [15]
34Smaïl Niar [23]
35Ivan Miro Panades [26] [28] [29]
36François Pêcheux [17] [22]
37Frédéric Pétrot [4] [9] [10] [11] [18] [21]
38E. Pradho [7]
39E. Rejouan [2] [8]
40C. Sarwary [5] [7]
41Abbas Sheibanyrad [20] [27] [28]
42Fabrício Silva [13]
43Cyril Spasevski [13]
44Matthieu Tuna [17] [25]
45Emmanuel Viaud [17] [22]
46Pascal Vivet [29]
47Franck Wajsbürt [6] [13]
48Laurent Winckel [6]
49Cesar Albenes Zeferino [15]
50Amal Zerrouki [13]

Colors in the list of coauthors

Copyright © Thu Jun 5 07:42:39 2008 by Michael Ley (ley@uni-trier.de)