Roberto Giorgi Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

23EERoberto Giorgi, Zdravko Popovic, Nikola Puzovic: Exploiting DMA to enable non-blocking execution in Decoupled Threaded Architecture. IPDPS 2009: 1-8
22EERoberto Giorgi, Zdravko Popovic, Nikola Puzovic: Implementing Fine/Medium Grained TLP Support in a Many-Core Architecture. SAMOS 2009: 78-87
21EERoberto Giorgi, Zdravko Popovic, Nikola Puzovic, Arnaldo Azevedo, Ben H. H. Juurlink: Analyzing Scalability of Deblocking Filter of H.264 via TLP Exploitation in a New Many-Core Architecture. DSD 2008: 189-194
20EERoberto Giorgi, Paolo Bennati: Reducing Leakage through Filter Cache. DSD 2008: 334-341
19EERoberto Giorgi, Paolo Bennati: Filtering drowsy instruction cache to achieve better efficiency. SAC 2008: 1554-1555
18EESandro Bartolini, Irina Branovic, Roberto Giorgi, Enrico Martinelli: Effects of Instruction-Set Extensions on an Embedded Processor: A Case Study on Elliptic Curve Cryptography over GF(2/sup m/). IEEE Trans. Computers 57(5): 672-685 (2008)
17EERoberto Giorgi, Zdravko Popovic, Nikola Puzovic: DTA-C: A Decoupled multi-Threaded Architecture for CMP Systems. SBAC-PAD 2007: 263-270
16EESandro Bartolini, Roberto Giorgi: Issues in Embedded Single-Chip Multicore Architectures. J. Embedded Computing 2(2): 137-139 (2006)
15EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Reducing coherence overhead and boosting performance of high-end SMP multiprocessors running a DSS workload. J. Parallel Distrib. Comput. 65(3): 289-306 (2005)
14EESandro Bartolini, Irina Branovic, Roberto Giorgi, Enrico Martinelli: A Performance Evaluation of ARM ISA Extension for Elliptic Curve Cryptography over Binary Finite Fields. SBAC-PAD 2004: 238-245
13EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Speeding-up multiprocessors running DBMS workloads through coherence protocols. IJHPCN 1(1/2/3): 17-32 (2004)
12EEIrina Branovic, Roberto Giorgi, Enrico Martinelli: A workload characterization of elliptic curve cryptography methods in embedded environments. SIGARCH Computer Architecture News 32(3): 27-34 (2004)
11EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Boosting the Performance of Three-Tier Web Servers Deploying SMP Architecture. NETWORKING Workshops 2002: 134-146
10EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Evaluating Optimizing for Multiprocessors E-Commerce Server Running TPC-W Workload. HICSS 2001
9 Krishna M. Kavi, Joseph Arul, Roberto Giorgi: Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications. ISCA PDCS 2001: 365-371
8EEKrishna M. Kavi, Roberto Giorgi, Joseph Arul: Scheduled Dataflow: Execution Paradigm, Architecture, and Performance Evaluation. IEEE Trans. Computers 50(8): 834-846 (2001)
7EESandro Bartolini, Roberto Giorgi, Jelica Protic, Cosimo Antonio Prete, M. Valero: Parallel architecture and compilation techniques: selection of workshop papers, guests' editors introduction. SIGARCH Computer Architecture News 29(5): 9-12 (2001)
6EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Performance Analysis of Electronic Commerce Multiprocessor Server. HICSS 2000
5EEKrishna M. Kavi, Joseph Arul, Roberto Giorgi: Execution and Cache Performance of the Scheduled Dataflow Architecture. J. UCS 6(10): 948-967 (2000)
4 Pierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Process Migration Effects on Memory Performance of Multiprocessor. HiPC 1999: 133-142
3EERoberto Giorgi, Cosimo Antonio Prete: PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors. IEEE Trans. Parallel Distrib. Syst. 10(7): 742-763 (1999)
2EERoberto Giorgi, Cosimo Antonio Prete, Gianpaolo Prina, Luigi M. Ricciardi: A Workload Generation Environment for Trace-Driven Simulation of Shared-Bus Multiprocessors. HICSS (1) 1997: 266-275
1EERoberto Giorgi, Cosimo Antonio Prete, Luigi M. Ricciardi, Gianpaolo Prina: A Hybrid Approach to Trace Generation for Performance Evaluation of Shared-Bus Multiprocessors. EUROMICRO 1996: 207-214

Coauthor Index

1Joseph Arul [5] [8] [9]
2Arnaldo Azevedo [21]
3Sandro Bartolini [7] [14] [16] [18]
4Paolo Bennati [19] [20]
5Irina Branovic [12] [14] [18]
6Pierfrancesco Foglia [4] [6] [10] [11] [13] [15]
7Ben H. H. Juurlink [21]
8Krishna M. Kavi [5] [8] [9]
9Enrico Martinelli [12] [14] [18]
10Zdravko Popovic [17] [21] [22] [23]
11Cosimo Antonio Prete [1] [2] [3] [4] [6] [7] [10] [11] [13] [15]
12Gianpaolo Prina [1] [2]
13Jelica Protic [7]
14Nikola Puzovic [17] [21] [22] [23]
15Luigi M. Ricciardi [1] [2]
16M. Valero [7]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)