dblp.uni-trier.dewww.uni-trier.de

Martti Forsell Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
16 Martti Forsell, Ville Leppänen: MTPA - A Processor Architecture for MP-SOCs Employing the Moving Threads Paradigm. PDPTA 2009: 198-204
2008
15 Luc Bougé, Martti Forsell, Jesper Larsson Träff, Achim Streit, Wolfgang Ziegler, Michael Alexander, Stephen Childs: Euro-Par 2007 Workshops: Parallel Processing, HPPC 2007, UNICORE Summit 2007, and VHPC 2007, Rennes, France, August 28-31, 2007, Revised Selected Papers Springer 2008
14EEMartti Forsell, Jesper Larsson Träff: Second Workshop on Highly Parallel Processing on a Chip (HPPC 2008). Euro-Par Workshops 2008: 123-125
13EEMartti Forsell: On the performance and cost of some PRAM models on CMP hardware. IPDPS 2008: 1-8
12 Martti Forsell, Jussi Roivainen: Performance, Area and Power Trade-Offs in Mesh-based Emulated Shared Memory CMP Architectures. PDPTA 2008: 471-477
2007
11EEMartti Forsell, Jesper Larsson Träff: HPPC 2007: Workshop on Highly Parallel Processing on a Chip. Euro-Par Workshops 2007: 3-4
10 Martti Forsell, Ville Leppänen: Moving Threads: A Non-Conventional Approach for Mapping Computation to MP-SOC. PDPTA 2007: 232-238
2005
9EEMartti Forsell: Realising constant time parallel algorithms with active memory modules. IJEB 3(3/4): 255-263 (2005)
2003
8EEJuha-Pekka Soininen, Axel Jantsch, Martti Forsell, Antti Pelkonen, Jari Kreku, Shashi Kumar: Extending Platform-Based Design to Network on Chip Systems. VLSI Design 2003: 401-
2002
7EEJuha-Pekka Soininen, Jari Kreku, Yang Qu, Martti Forsell: Fast processor core selection for WLAN modem using mappability estimation. CODES 2002: 61-66
6EEShashi Kumar, Axel Jantsch, Mikael Millberg, Johnny Öberg, Juha-Pekka Soininen, Martti Forsell, Kari Tiensyrjä, Ahmed Hemani: A Network on Chip Architecture and Design Methodology. ISVLSI 2002: 117-124
5EEMartti Forsell: A Scalable High-Performance Computing Solution for Networks on Chips. IEEE Micro 22(5): 46-55 (2002)
4EEMartti Forsell: Architectural differences of efficient sequential and parallel computers. Journal of Systems Architecture 47(13): 1017-1041 (2002)
3EEEugene I. Ageenko, Martti Forsell, Pasi Fränti: Context-based compression of binary images in parallel. Softw., Pract. Exper. 32(13): 1223-1237 (2002)
1997
2EEMartti Forsell: MTAC - A Multithreaded VLIW Architecture for PRAM Simulation. J. UCS 3(9): 1037-1055 (1997)
1996
1EEMartti Forsell, Martti Penttonen, Ville Leppänen: Efficient Two-Level Mesh based Simulation of PRAMs. ISPAN 1996: 29-35

Coauthor Index

1Eugene I. Ageenko [3]
2Michael Alexander [15]
3Luc Bougé [15]
4Stephen Childs [15]
5Pasi Fränti [3]
6Ahmed Hemani [6]
7Axel Jantsch [6] [8]
8Jari Kreku [7] [8]
9Shashi Kumar [6] [8]
10Ville Leppänen [1] [10] [16]
11Mikael Millberg [6]
12Johnny Öberg [6]
13Antti Pelkonen [8]
14Martti Penttonen [1]
15Yang Qu [7]
16Jussi Roivainen [12]
17Juha-Pekka Soininen [6] [7] [8]
18Achim Streit [15]
19Kari Tiensyrjä [6]
20Jesper Larsson Träff [11] [14] [15]
21Wolfgang Ziegler [15]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)