dblp.uni-trier.dewww.uni-trier.de

John P. Fishburn Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2002
15EECharles J. Alpert, Anirudh Devgan, John P. Fishburn, Stephen T. Quay: Correction to "interconnect synthesis without wire tapering". IEEE Trans. on CAD of Integrated Circuits and Systems 21(4): 497-497 (2002)
14EEJohn P. Fishburn: Solving a system of difference constraints with variables restricted to a finite set. Inf. Process. Lett. 82(3): 143-144 (2002)
2001
13EECharles J. Alpert, Anirudh Devgan, John P. Fishburn, Stephen T. Quay: Interconnect synthesis without wire tapering. IEEE Trans. on CAD of Integrated Circuits and Systems 20(1): 90-104 (2001)
1999
12EEJohn P. Fishburn: Optimization-based calibration of a static timing analyzer to path delay measurements. ISCAS (6) 1999: 186-189
1998
11EEHarsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn: Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization. IEEE Trans. on CAD of Integrated Circuits and Systems 17(2): 173-182 (1998)
1997
10EEJohn P. Fishburn: Shaping a VLSI wire to minimize Elmore delay. ED&TC 1997: 244-251
1995
9EEHarsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn: Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization. ICCAD 1995: 467-470
1992
8EEJohn P. Fishburn: LATTIS: An Iterative Speedup Heuristic for Mapped Logic. DAC 1992: 488-491
1990
7EEJohn P. Fishburn: A Depth-Decreasing Heuristic for Combinational Logic: Or How To Convert a Ripple-Carry Adder Into A Carry-Lookahead Adder Or Anything in-between. DAC 1990: 361-364
6 John P. Fishburn: Clock Skew Optimization. IEEE Trans. Computers 39(7): 945-951 (1990)
1986
5EEKung-Chao Chu, John P. Fishburn, Peter Honeyman, Y. Edmund Lien: A Database-Driven VLSI Design System. IEEE Trans. on CAD of Integrated Circuits and Systems 5(1): 180-187 (1986)
1985
4EEDwight D. Hill, John P. Fishburn, Mary Diane Palmer Leland: Effective use of virtual grid compaction in macro-module generators. DAC 1985: 777-780
1983
3 Kung-Chao Chu, John P. Fishburn, Peter Honeyman, Y. Edmund Lien: Vdd - A VLSI Design Database System. Engineering Design Applications 1983: 25-37
1982
2 Raphael A. Finkel, John P. Fishburn: Parallelism in Alpha-Beta Search. Artif. Intell. 19(1): 89-106 (1982)
1 John P. Fishburn, Raphael A. Finkel: Quotient Networks. IEEE Trans. Computers 31(4): 288-295 (1982)

Coauthor Index

1Charles J. Alpert [13] [15]
2Kung-Chao Chu [3] [5]
3Anirudh Devgan [13] [15]
4Raphael A. Finkel [1] [2]
5Dwight D. Hill [4]
6Peter Honeyman [3] [5]
7Mary Diane Palmer Leland [4]
8Y. Edmund Lien [3] [5]
9Stephen T. Quay [13] [15]
10Sachin S. Sapatnekar [9] [11]
11Harsha Sathyamurthy [9] [11]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)