dblp.uni-trier.dewww.uni-trier.de

Cheng-Hsien Chuang Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2002
1 Yen-Chun Lin, Cheng-Hsien Chuang: A Parallel Prefix Circuit with Minimum Layout Cost. PDPTA 2002: 1521-1527

Coauthor Index

1Yen-Chun Lin [1]

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)