![]() |
| * | 2009 | |
|---|---|---|
| 3 | EE | Yibo Chen, Yuan Xie: Tolerating process variations in high-level synthesis using transparent latches. ASP-DAC 2009: 73-78 |
| 2008 | ||
| 2 | EE | Xiaoxia Wu, Yibo Chen, Krishnendu Chakrabarty, Yuan Xie: Test-access mechanism optimization for core-based three-dimensional SOCs. ICCD 2008: 212-218 |
| 1 | EE | Yibo Chen, Jin Ouyang, Yuan Xie: ILP-based scheme for timing variation-aware scheduling and resource binding. SoCC 2008: 27-30 |
| 1 | Krishnendu Chakrabarty | [2] |
| 2 | Jin Ouyang | [1] |
| 3 | Xiaoxia Wu | [2] |
| 4 | Yuan Xie | [1] [2] [3] |