dblp.uni-trier.dewww.uni-trier.de

Deming Chen Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

*2009
33EEGregory Lucas, Scott Cromar, Deming Chen: FastYield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization. ASP-DAC 2009: 61-66
32EEScott Cromar, Jaeho Lee, Deming Chen: FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation. DAC 2009: 838-843
31EEChen Dong, Scott Chilstedt, Deming Chen: Reconfigurable circuit design with nanomaterials. DATE 2009: 442-447
30EEDeming Chen, Russell Tessier, Kaustav Banerjee, Mojy C. Chian, André DeHon, Shinobu Fujita, James Hutchby, Steve Trimberger: CMOS vs Nano: comrades or rivals? FPGA 2009: 121-122
29EEChen Dong, Scott Chilstedt, Deming Chen: FPCNA: a field programmable carbon nanotube array. FPGA 2009: 161-170
28EEBrian Greskamp, Lu Wan, Ulya R. Karpuzcu, Jeffrey J. Cook, Josep Torrellas, Deming Chen, Craig B. Zilles: Blueshift: Designing processors for timing speculation from the ground up. HPCA 2009: 213-224
27EEAlexandros Papakonstantinou, Karthik Gururaj, John A. Stratton, Deming Chen, Jason Cong, Wen-mei W. Hwu: High-performance CUDA kernel execution on FPGAs. ICS 2009: 515-516
26EEDeming Chen: Design Automation for Microelectronics. Handbook of Automation 2009: 653-670
2008
25EEShoaib Akram, Scott Cromar, Gregory Lucas, Alexandros Papakonstantinou, Deming Chen: VEBoC: Variation and error-aware design for billions of devices on a chip. ASP-DAC 2008: 803-808
24EEQuang Dinh, Deming Chen, Martin D. F. Wong: Efficient ASIP design for configurable processors with fine-grained resource sharing. FPGA 2008: 99-106
23EEAlexandros Papakonstantinou, Deming Chen, Wen-mei W. Hwu: Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor. SASP 2008: 20-25
22EELei Cheng, Deming Chen, Martin D. F. Wong: A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction. ACM Trans. Design Autom. Electr. Syst. 13(2): (2008)
21EELei Cheng, Deming Chen, Martin D. F. Wong: DDBDD: Delay-Driven BDD Synthesis for FPGAs. IEEE Trans. on CAD of Integrated Circuits and Systems 27(7): 1203-1213 (2008)
2007
20EEDeming Chen, Jason Cong, Yiping Fan, Zhiru Zhang: High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs. ASP-DAC 2007: 529-534
19EELei Cheng, Deming Chen, Martin D. F. Wong: GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches. DAC 2007: 318-323
18EELei Cheng, Deming Chen, Martin D. F. Wong: DDBDD: Delay-Driven BDD Synthesis for FPGAs. DAC 2007: 910-915
17EELei Cheng, Deming Chen, Martin D. F. Wong, Mike Hutton, Jason Govig: Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains. ICCAD 2007: 370-375
16EEChen Dong, Deming Chen, Sansiri Tanachutiwat, Wei Wang: Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture. ICCAD 2007: 758-764
2006
15EELei Cheng, Liang Deng, Deming Chen, Martin D. F. Wong: A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction. DAC 2006: 117-120
14EEJoey Y. Lin, Deming Chen, Jason Cong: Optimal simultaneous mapping and clustering for FPGA delay optimization. DAC 2006: 472-477
13EEDeming Chen, Jason Cong, Yiping Fan, Junjuan Xu: Optimality study of resource binding with multi-Vdds. DAC 2006: 580-585
12EEDeming Chen, Jason Cong, Junjuan Xu: Optimal simultaneous module and multivoltage assignment for low power. ACM Trans. Design Autom. Electr. Syst. 11(2): 362-386 (2006)
11EEDeming Chen, Jason Cong, Peichen Pan: FPGA Design Automation: A Survey. Foundations and Trends in Electronic Design Automation 1(3): (2006)
2005
10EEDeming Chen, Jason Cong, Junjuan Xu: Optimal module and voltage assignment for low-power. ASP-DAC 2005: 850-855
9EEFei Li, Yizhou Lin, Lei He, Deming Chen, Jason Cong: Power modeling and characteristics of field programmable gate arrays. IEEE Trans. on CAD of Integrated Circuits and Systems 24(11): 1712-1724 (2005)
2004
8EEDeming Chen, Jason Cong: Register binding and port assignment for multiplexer optimization. ASP-DAC 2004: 68-73
7EEDeming Chen, Jason Cong, Fei Li, Lei He: Low-power technology mapping for FPGA architectures with dual supply voltages. FPGA 2004: 109-117
6EEDeming Chen, Jason Cong: DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs. ICCAD 2004: 752-759
5EEDeming Chen, Jason Cong: Delay optimal low-power circuit clustering for FPGAs with dual supply voltages. ISLPED 2004: 70-73
2003
4EEFei Li, Deming Chen, Lei He, Jason Cong: Architecture evaluation for power-efficient FPGAs. FPGA 2003: 175-184
3EEDeming Chen, Jason Cong, Yiping Fan: Low-power high-level synthesis for FPGA architectures. ISLPED 2003: 134-139
2EEDeming Chen, Jason Cong, Milos D. Ercegovac, Zhijun Huang: Performance-driven mapping for CPLD architectures. IEEE Trans. on CAD of Integrated Circuits and Systems 22(10): 1424-1431 (2003)
2001
1EEDeming Chen, Jason Cong, Milos D. Ercegovac, Zhijun Huang: Performance-driven mapping for CPLD architectures. FPGA 2001: 39-47

Coauthor Index

1Shoaib Akram [25]
2Kaustav Banerjee [30]
3Lei Cheng [15] [17] [18] [19] [21] [22]
4Mojy C. Chian [30]
5Scott Chilstedt [29] [31]
6Jason Cong [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [20] [27]
7Jeffrey J. Cook [28]
8Scott Cromar [25] [32] [33]
9André DeHon [30]
10Liang Deng [15]
11Quang Dinh [24]
12Chen Dong [16] [29] [31]
13Milos D. Ercegovac [1] [2]
14Yiping Fan [3] [13] [20]
15Shinobu Fujita [30]
16Jason Govig [17]
17Brian Greskamp [28]
18Karthik Gururaj [27]
19Lei He [4] [7] [9]
20Zhijun Huang [1] [2]
21James Hutchby [30]
22Michael Hutton (Michael D. Hutton, Mike Hutton) [17]
23Wen-mei W. Hwu [23] [27]
24Ulya R. Karpuzcu [28]
25Jaeho Lee [32]
26Fei Li [4] [7] [9]
27Joey Y. Lin [14]
28Yizhou Lin [9]
29Gregory Lucas [25] [33]
30Peichen Pan [11]
31Alexandros Papakonstantinou [23] [25] [27]
32John A. Stratton [27]
33Sansiri Tanachutiwat [16]
34Russell Tessier [30]
35Josep Torrellas [28]
36Steve Trimberger [30]
37Lu Wan [28]
38Wei Wang [16]
39Martin D. F. Wong (D. F. Wong) [15] [17] [18] [19] [21] [22] [24]
40Junjuan Xu [10] [12] [13]
41Zhiru Zhang [20]
42Craig B. Zilles [28]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)