dblp.uni-trier.dewww.uni-trier.de

Philip Brisk

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
18EEHadi Parandeh-Afshar, Philip Brisk, Paolo Ienne: Efficient synthesis of compressor trees on FPGAs. ASP-DAC 2008: 138-143
17EEAjay K. Verma, Philip Brisk, Paolo Ienne: Fast, quasi-optimal, and pipelined instruction-set extensions. ASP-DAC 2008: 334-339
16EEHadi Parandeh-Afshar, Philip Brisk, Paolo Ienne: A novel FPGA logic block for improved arithmetic performance. FPGA 2008: 171-180
15EEAlessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Ajay K. Verma, Philip Brisk, Frank K. Gürkaynak, Yusuf Leblebici, Paolo Ienne: Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs. FPGA 2008: 181-190
2007
14EEAjay K. Verma, Philip Brisk, Paolo Ienne: Rethinking custom ISE identification: a new processor-agnostic method. CASES 2007: 125-134
13EEPhilip Brisk, Ajay K. Verma, Paolo Ienne: An optimistic and conservative register assignment heuristic for chordal graphs. CASES 2007: 209-217
12EEPhilip Brisk, Ajay K. Verma, Paolo Ienne, Hadi Parandeh-Afshar: Enhancing FPGA Performance for Arithmetic Circuits. DAC 2007: 334-337
11EEAjay K. Verma, Philip Brisk, Paolo Ienne: Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits. DAC 2007: 404-409
10EEPhilip Brisk, Ajay K. Verma, Paolo Ienne: Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design. ICCAD 2007: 172-179
9EEPhilip Brisk, Majid Sarrafzadeh: Interference graphs for procedures in static single information form are interval graphs. SCOPES 2007: 101-110
2006
8EERyan Kastner, Wenrui Gong, Xin Hao, Forrest Brewer, Adam Kaplan, Philip Brisk, Majid Sarrafzadeh: Layout driven data communication optimization for high level synthesis. DATE 2006: 1185-1190
7EEPhilip Brisk, Foad Dabiri, Roozbeh Jafari, Majid Sarrafzadeh: Optimal register sharing for high-level synthesis of SSA form programs. IEEE Trans. on CAD of Integrated Circuits and Systems 25(5): 772-779 (2006)
2005
6EEPhilip Brisk, Jamie Macbeth, Ani Nahapetian, Majid Sarrafzadeh: A dictionary construction technique for code compression systems with echo instructions. LCTES 2005: 105-114
5EERoozbeh Jafari, Foad Dabiri, Philip Brisk, Majid Sarrafzadeh: Adaptive and fault tolerant medical vest for life-critical medical monitoring. SAC 2005: 272-279
2004
4EEPhilip Brisk, Adam Kaplan, Majid Sarrafzadeh: Area-efficient instruction set synthesis for reconfigurable system-on-chip designs. DAC 2004: 395-400
3EEPhilip Brisk, Ani Nahapetian, Majid Sarrafzadeh: Instruction Selection for Compilers that Target Architectures with Echo Instructions. SCOPES 2004: 229-243
2003
2EEAdam Kaplan, Philip Brisk, Ryan Kastner: Data communication estimation and reduction for reconfigurable systems. DAC 2003: 616-621
2002
1EEPhilip Brisk, Adam Kaplan, Ryan Kastner, Majid Sarrafzadeh: Instruction generation and regularity extraction for reconfigurable processors. CASES 2002: 262-269

Coauthor Index

1Panagiotis Athanasopoulos [15]
2Forrest Brewer [8]
3Alessandro Cevrero [15]
4Foad Dabiri [5] [7]
5Wenrui Gong [8]
6Frank K. Gürkaynak [15]
7Xin Hao [8]
8Paolo Ienne [10] [11] [12] [13] [14] [15] [16] [17] [18]
9Roozbeh Jafari [5] [7]
10Adam Kaplan [1] [2] [4] [8]
11Ryan Kastner [1] [2] [8]
12Yusuf Leblebici [15]
13Jamie Macbeth [6]
14Ani Nahapetian [3] [6]
15Hadi Parandeh-Afshar [12] [15] [16] [18]
16Majid Sarrafzadeh [1] [3] [4] [5] [6] [7] [8] [9]
17Ajay K. Verma [10] [11] [12] [13] [14] [15] [17]

Colors in the list of coauthors

Copyright © Thu Jun 5 07:42:39 2008 by Michael Ley (ley@uni-trier.de)