dblp.uni-trier.dewww.uni-trier.de

Rajeev Alur Vis

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
Home Page

*2009
187EEPavol Cerný, Rajeev Alur: Automated Analysis of Java Methods for Confidentiality. CAV 2009: 173-187
186EEAditya Kanade, Rajeev Alur, Franjo Ivancic, S. Ramesh, Sriram Sankaranarayanan, K. C. Shashidhar: Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models. CAV 2009: 430-445
185EERajeev Alur, Pavol Cerný, Scott Weinstein: Algorithmic Analysis of Array-Accessing Programs. CSL 2009: 86-101
184EERajeev Alur: Temporal Reasoning about Program Executions. FOSSACS 2009: 15
183EERajeev Alur, Aldric Degorre, Oded Maler, Gera Weiss: On Omega-Languages Defined by Mean-Payoff Conditions. FOSSACS 2009: 333-347
182EEGera Weiss, Sebastian Fischmeister, Madhukar Anand, Rajeev Alur: Specification and Analysis of Network Resource Requirements of Control Systems. HSCC 2009: 381-395
181EERajeev Alur, P. Madhusudan: Adding nesting structure to words. J. ACM 56(3): (2009)
2008
180EERajeev Alur: Model Checking: From Tools to Theory. 25 Years of Model Checking 2008: 89-106
179EERajeev Alur: Marrying Words and Trees. AMAST 2008: 1
178EERajeev Alur, Aditya Kanade, Gera Weiss: Ranking Automata and Games for Prioritized Requirements. CAV 2008: 240-253
177EERajeev Alur, Gera Weiss: RTComposer: a framework for real-time components with scheduling interfaces. EMSOFT 2008: 159-168
176EERajeev Alur, Aditya Kanade, S. Ramesh, K. C. Shashidhar: Symbolic analysis for improving simulation coverage of Simulink/Stateflow models. EMSOFT 2008: 89-98
175EERajeev Alur, Gera Weiss: Regular Specifications of Resource Requirements for Embedded Control Software. IEEE Real-Time and Embedded Technology and Applications Symposium 2008: 159-168
174EERajeev Alur, Marcelo Arenas, Pablo Barceló, Kousha Etessami, Neil Immerman, Leonid Libkin: First-Order and Temporal Logics for Nested Words CoRR abs/0811.0537: (2008)
173EERajeev Alur, George J. Pappas: Introduction. Formal Methods in System Design 32(1): 1 (2008)
172EEWonhong Nam, P. Madhusudan, Rajeev Alur: Automatic symbolic compositional verification by learning assumptions. Formal Methods in System Design 32(3): 207-234 (2008)
171EERajeev Alur, Marcelo Arenas, Pablo Barceló, Kousha Etessami, Neil Immerman, Leonid Libkin: First-Order and Temporal Logics for Nested Words. Logical Methods in Computer Science 4(4): (2008)
2007
170EERajeev Alur: Marrying Words and Trees. CSR 2007: 5
169EEGera Weiss, Rajeev Alur: Automata Based Interfaces for Control and Scheduling. HSCC 2007: 601-613
168EEMikhail Bernadsky, Rajeev Alur: Symbolic Analysis for GSMP Models with One Stateful Clock. HSCC 2007: 90-103
167EERajeev Alur, Marcelo Arenas, Pablo Barceló, Kousha Etessami, Neil Immerman, Leonid Libkin: First-Order and Temporal Logics for Nested Words. LICS 2007: 151-160
166EESebastian Burckhardt, Rajeev Alur, Milo M. K. Martin: CheckFence: checking consistency of concurrent data types on relaxed memory models. PLDI 2007: 12-21
165EERajeev Alur: Marrying words and trees. PODS 2007: 233-242
164EESwarat Chaudhuri, Rajeev Alur: Instrumenting C Programs with Nested Word Monitors. SPIN 2007: 279-283
163EERajeev Alur, Pavol Cerný, Swarat Chaudhuri: Model Checking on Trees with Path Equivalences. TACAS 2007: 664-678
162EERajeev Alur, Arun Chandrashekharapuram: Dispatch sequences for embedded control models. J. Comput. Syst. Sci. 73(2): 156-170 (2007)
2006
161EEWonhong Nam, Rajeev Alur: Learning-Based Symbolic Assume-Guarantee Reasoning with Automatic Decomposition. ATVA 2006: 170-185
160EERajeev Alur, Swarat Chaudhuri, P. Madhusudan: Languages of Nested Trees. CAV 2006: 329-342
159EESebastian Burckhardt, Rajeev Alur, Milo M. K. Martin: Bounded Model Checking of Concurrent Data Types on Relaxed Memory Models: A Case Study. CAV 2006: 489-502
158EERajeev Alur, P. Madhusudan: Adding Nesting Structure to Words. Developments in Language Theory 2006: 1-13
157EETruong Nghiem, George J. Pappas, Rajeev Alur, Antoine Girard: Time-triggered implementations of dynamic controllers. EMSOFT 2006: 2-11
156EERajeev Alur, Swarat Chaudhuri: Branching Pushdown Tree Automata. FSTTCS 2006: 393-404
155EERajeev Alur, Mikhail Bernadsky: Bounded Model Checking for GSMP Models of Stochastic Real-Time Systems. HSCC 2006: 19-33
154EERajeev Alur, Pavol Cerný, Steve Zdancewic: Preserving Secrecy Under Refinement. ICALP (2) 2006: 107-118
153EERajeev Alur: Games for formal design and verification of reactive systems. MEMOCODE 2006: 3
152EERajeev Alur, Swarat Chaudhuri, P. Madhusudan: A fixpoint calculus for local and global program flows. POPL 2006: 153-165
151EERajeev Alur, Thao Dang, Franjo Ivancic: Predicate abstraction for reachability analysis of hybrid systems. ACM Trans. Embedded Comput. Syst. 5(1): 152-199 (2006)
150EERajeev Alur, Radu Grosu, Insup Lee, Oleg Sokolsky: Compositional modeling and refinement for hierarchical hybrid systems. J. Log. Algebr. Program. 68(1-2): 105-128 (2006)
149EERajeev Alur, Salvatore La Torre, P. Madhusudan: Modular strategies for recursive game graphs. Theor. Comput. Sci. 354(2): 230-249 (2006)
148EERajeev Alur, Thao Dang, Franjo Ivancic: Counterexample-guided predicate abstraction of hybrid systems. Theor. Comput. Sci. 354(2): 250-271 (2006)
2005
147EERajeev Alur, P. Madhusudan, Wonhong Nam: Symbolic Compositional Verification by Learning Assumptions. CAV 2005: 548-562
146EERajeev Alur: The Benefits of Exposing Calls and Returns. CONCUR 2005: 2-3
145EERajeev Alur, Salvatore La Torre, P. Madhusudan: Perturbed Timed Automata. HSCC 2005: 70-85
144EERajeev Alur, Viraj Kumar, P. Madhusudan, Mahesh Viswanathan: Congruences for Visibly Pushdown Languages. ICALP 2005: 1102-1114
143EERajeev Alur, Arun Chandrashekharapuram: Dispatch Sequences for Embedded Control Models. IEEE Real-Time and Embedded Technology and Applications Symposium 2005: 508-518
142EERajeev Alur, Pavol Cerný, P. Madhusudan, Wonhong Nam: Synthesis of interface specifications for Java classes. POPL 2005: 98-109
141EEHakan Yazarel, Antoine Girard, George J. Pappas, Rajeev Alur: Quantifying the Gap between Embedded Control Models and Time-Triggered Implementations. RTSS 2005: 111-120
140EERajeev Alur, Swarat Chaudhuri, Kousha Etessami, P. Madhusudan: On-the-Fly Reachability and Cycle Detection for Recursive State Machines. TACAS 2005: 61-76
139EESebastian Burckhardt, Rajeev Alur, Milo M. K. Martin: Verifying Safety of a Token Coherence Implementation by Parametric Compositional Refinement. VMCAI 2005: 130-145
138EERajeev Alur: Trends and Challenges in Algorithmic Software Verification. VSTTE 2005: 245-250
137EERajeev Alur, Insup Lee: Preface. ACM Trans. Embedded Comput. Syst. 4(4): 707 (2005)
136EERajeev Alur, Michael Benedikt, Kousha Etessami, Patrice Godefroid, Thomas W. Reps, Mihalis Yannakakis: Analysis of recursive state machines. ACM Trans. Program. Lang. Syst. 27(4): 786-818 (2005)
135EERajeev Alur, Kenneth L. McMillan, Doron Peled: Deciding Global Partial-Order Properties. Formal Methods in System Design 26(1): 7-25 (2005)
134EERajeev Alur, P. Madhusudan, Wonhong Nam: Symbolic computational techniques for solving games. STTT 7(2): 118-128 (2005)
133EERajeev Alur, Kousha Etessami, Mihalis Yannakakis: Realizability and verification of MSC graphs. Theor. Comput. Sci. 331(1): 97-114 (2005)
2004
132 Rajeev Alur, George J. Pappas: Hybrid Systems: Computation and Control, 7th International Workshop, HSCC 2004, Philadelphia, PA, USA, March 25-27, 2004, Proceedings Springer 2004
131 Rajeev Alur, Doron Peled: Computer Aided Verification, 16th International Conference, CAV 2004, Boston, MA, USA, July 13-17, 2004, Proceedings Springer 2004
130EERajeev Alur: Games for Formal Design and Verification of Reactive Systems. ATVA 2004: 1
129EEMichael McDougall, Rajeev Alur, Carl A. Gunter: A model-based approach to integrating security policies for embedded devices. EMSOFT 2004: 211-219
128EEZijiang Yang, Rajeev Alur: Variable Reuse for Efficient Image Computation. FMCAD 2004: 430-444
127EEMikhail Bernadsky, Raman Sharykin, Rajeev Alur: Structured Modeling of Concurrent Stochastic Hybrid Systems. FORMATS/FTRTFT 2004: 309-324
126EERajeev Alur, Mikhail Bernadsky, P. Madhusudan: Optimal Reachability for Weighted Timed Games. ICALP 2004: 122-133
125EERajeev Alur, P. Madhusudan: Decision Problems for Timed Automata: A Survey. SFM 2004: 1-24
124EERajeev Alur, P. Madhusudan: Visibly pushdown languages. STOC 2004: 202-211
123EERajeev Alur, Kousha Etessami, P. Madhusudan: A Temporal Logic of Nested Calls and Returns. TACAS 2004: 467-481
122EERajeev Alur, Salvatore La Torre: Deterministic generators and games for Ltl fragments. ACM Trans. Comput. Log. 5(1): 1-25 (2004)
121EERajeev Alur, Radu Grosu: Modular refinement of hierarchic reactive machines. ACM Trans. Program. Lang. Syst. 26(2): 339-369 (2004)
120EERajeev Alur, Sampath Kannan, Salvatore La Torre: Polyhedral Flows in Hybrid Automata. Formal Methods in System Design 24(3): 261-280 (2004)
119EERajeev Alur, David Arney, Elsa L. Gunter, Insup Lee, Jaime Lee, Wonhong Nam, Frederick Pearce, Stephen Van Albert, Jiaxiang Zhou: Formal specifications and analysis of the computer-assisted resuscitation algorithm (CARA) Infusion Pump Control System. STTT 5(4): 308-319 (2004)
118EERajeev Alur, Salvatore La Torre, George J. Pappas: Optimal paths in weighted timed automata. Theor. Comput. Sci. 318(3): 297-322 (2004)
2003
117 Rajeev Alur, Insup Lee: Embedded Software, Third International Conference, EMSOFT 2003, Philadelphia, PA, USA, October 13-15, 2003, Proceedings Springer 2003
116EERajeev Alur, Salvatore La Torre, P. Madhusudan: Modular Strategies for Infinite Games on Recursive Graphs. CAV 2003: 67-79
115EERajeev Alur, Salvatore La Torre, P. Madhusudan: Playing Games with Boxes and Diamonds. CONCUR 2003: 127-141
114EERajeev Alur, Swarat Chaudhuri, Kousha Etessami, Sudipto Guha, Mihalis Yannakakis: Compression of Partially Ordered Strings. CONCUR 2003: 42-56
113EERajeev Alur, Thao Dang, Franjo Ivancic: Progress on Reachability Analysis of Hybrid Systems Using Predicate Abstraction. HSCC 2003: 4-19
112EERajeev Alur, Franjo Ivancic, Jesung Kim, Insup Lee, Oleg Sokolsky: Generating embedded software from hierarchical hybrid models. LCTES 2003: 171-182
111EERajeev Alur, Thao Dang, Franjo Ivancic: Counter-Example Guided Predicate Abstraction of Hybrid Systems. TACAS 2003: 208-223
110EERajeev Alur, Salvatore La Torre, P. Madhusudan: Modular Strategies for Recursive Game Graphs. TACAS 2003: 363-378
109EERajeev Alur: Formal Analysis of Hierarchical State Machines. Verification: Theory and Practice 2003: 42-66
108EEP. Madhusudan, Wonhong Nam, Rajeev Alur: Symbolic computational techniques for solving games. Electr. Notes Theor. Comput. Sci. 89(4): (2003)
107EERajeev Alur, Kousha Etessami, Mihalis Yannakakis: Inference of Message Sequence Charts. IEEE Trans. Software Eng. 29(7): 623-633 (2003)
106 Rajeev Alur, Thao Dang, Joel M. Esposito, Yerang Hur, Franjo Ivancic, Vijay Kumar, Insup Lee, Pradyumna Mishra, George J. Pappas, Oleg Sokolsky: Hierarchical modeling and analysis of embedded systems. Proceedings of the IEEE 91(1): 11-28 (2003)
2002
105EEAlwyn Goodloe, Michael McDougall, Carl A. Gunter, Rajeev Alur: Predictable programs in barcodes. CASES 2002: 298-303
104EERajeev Alur, Michael McDougall, Zijiang Yang: Exploiting Behavioral Hierarchy for Efficient Model Checking. CAV 2002: 338-342
103EERajeev Alur, Thao Dang, Franjo Ivancic: Reachability Analysis of Hybrid Systems via Predicate Abstraction. HSCC 2002: 35-48
102EERajeev Alur, Calin Belta, Franjo Ivancic, Vijay Kumar, Harvey Rubin, Jonathan Schug, Oleg Sokolsky, Jonathan Webb: Visual Programming for Modeling and Simulation of Biomolecular Regulatory Networks. HiPC 2002: 702-712
101 Rafael B. Fierro, Aveek K. Das, John R. Spletzer, Joel M. Esposito, Vijay Kumar, James P. Ostrowski, George J. Pappas, Camillo J. Taylor, Yerang Hur, Rajeev Alur, Insup Lee, Gregory Z. Grudic, Ben Southall: A Framework and Architecture for Multi-Robot Coordination. I. J. Robotic Res. 21(10-11): 977-998 (2002)
100EERajeev Alur, Thomas A. Henzinger, Orna Kupferman: Alternating-time temporal logic. J. ACM 49(5): 672-713 (2002)
2001
99EERajeev Alur, Radu Grosu: Shared Variables Interaction Diagrams. ASE 2001: 281-288
98EERajeev Alur, Bow-Yaw Wang: Verifying Network Protocol Implementations by Symbolic Refinement Checking. CAV 2001: 169-181
97EERajeev Alur, Kousha Etessami, Mihalis Yannakakis: Analysis of Recursive State Machines. CAV 2001: 207-220
96EEM. Oliver Möller, Rajeev Alur: Heuristics for Hierarchical Partitioning with Application to Model Checking. CHARME 2001: 71-85
95EERajeev Alur, Thao Dang, Joel M. Esposito, Rafael B. Fierro, Yerang Hur, Franjo Ivancic, Vijay Kumar, Insup Lee, Pradyumna Mishra, George J. Pappas, Oleg Sokolsky: Hierarchical Hybrid Modeling of Embedded Systems. EMSOFT 2001: 14-31
94EERajeev Alur, Calin Belta, Franjo Ivancic: Hybrid Modeling and Simulation of Biomolecular Networks. HSCC 2001: 19-32
93EERajeev Alur, Radu Grosu, Insup Lee, Oleg Sokolsky: Compositional Refinement for Hierarchical Hybrid Systems. HSCC 2001: 33-48
92EERajeev Alur, Salvatore La Torre, George J. Pappas: Optimal Paths in Weighted Timed Automata. HSCC 2001: 49-62
91EERajeev Alur, Kousha Etessami, Mihalis Yannakakis: Realizability and Verification of MSC Graphs. ICALP 2001: 797-808
90 Rajeev Alur, Luca de Alfaro, Radu Grosu, Thomas A. Henzinger, M. Kang, Christoph M. Kirsch, Rupak Majumdar, Freddy Y. C. Mang, Bow-Yaw Wang: JMOCHA: A Model Checking Tool that Exploits Design Structure. ICSE 2001: 835-836
89 Rajeev Alur, Salvatore La Torre: Deterministic Generators and Games for LTL Fragments. LICS 2001: 291-302
88EERajeev Alur, Kousha Etessami, Salvatore La Torre, Doron Peled: Parametric temporal logic for "model measuring". ACM Trans. Comput. Log. 2(3): 388-407 (2001)
87EERajeev Alur, Mihalis Yannakakis: Model checking of hierarchical state machines. ACM Trans. Program. Lang. Syst. 23(3): 273-303 (2001)
86 Rajeev Alur, Robert K. Brayton, Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani: Partial-Order Reduction in Symbolic State-Space Exploration. Formal Methods in System Design 18(2): 97-116 (2001)
85 Rajeev Alur, Thomas A. Henzinger: Introduction. Inf. Comput. 164(2): 233 (2001)
2000
84 Rajeev Alur, Radu Grosu, Michael McDougall: Efficient Reachability Analysis of Hierarchical Reactive Machines. CAV 2000: 280-295
83EERajeev Alur: Exploiting Hierarchical Structure for Efficient Formal Verification. CONCUR 2000: 66-68
82EERajeev Alur, Radu Grosu, Bow-Yaw Wang: Automated Refinement Checking for Asynchronous Processes. FMCAD 2000: 55-72
81EERajeev Alur, Radu Grosu, Yerang Hur, Vijay Kumar, Insup Lee: Modular Specification of Hybrid Systems in CHARON. HSCC 2000: 6-19
80EERajeev Alur, Kousha Etessami, Mihalis Yannakakis: Inference of message sequence charts. ICSE 2000: 304-313
79EERajeev Alur, Aveek K. Das, Joel M. Esposito, Rafael B. Fierro, Gregory Z. Grudic, Yerang Hur, Vijay Kumar, Insup Lee, J. P. Lee, James P. Ostrowski, George J. Pappas, Ben Southall, John R. Spletzer, Camillo J. Taylor: A Framework and Architecture for Multirobot Coordination. ISER 2000: 303-312
78EERajeev Alur, Radu Grosu: Modular Refinement of Hierarchic Reactive Machines. POPL 2000: 390-402
77 Rajeev Alur, Kenneth L. McMillan, Doron Peled: Model-Checking of Correctness Conditions for Concurrent Objects. Inf. Comput. 160(1-2): 167-188 (2000)
1999
76EERajeev Alur: Timed Automata. CAV 1999: 8-22
75EERajeev Alur, Mihalis Yannakakis: Model Checking of Message Sequence Charts. CONCUR 1999: 114-129
74EERajeev Alur, Luca de Alfaro, Thomas A. Henzinger, Freddy Y. C. Mang: Automating Modular Verification. CONCUR 1999: 82-97
73EERajeev Alur, Bow-Yaw Wang: ``Next'' Heuristic for On-the-Fly Model Checking. CONCUR 1999: 98-113
72EERajeev Alur, Sampath Kannan, Salvatore La Torre: Polyhedral Flows in Hybrid Automata. HSCC 1999: 5-18
71EERajeev Alur, Kousha Etessami, Salvatore La Torre, Doron Peled: Parametric Temporal Logic for "Model Measuring". ICALP 1999: 159-168
70EERajeev Alur, Sampath Kannan, Mihalis Yannakakis: Communicating Hierarchical State Machines. ICALP 1999: 169-178
69EERajeev Alur, Joel M. Esposito, M. Kim, Vijay Kumar, Insup Lee: Formal Modeling and Analysis of Hybrid Systems: A Case Study in Multi-robot Coordination. World Congress on Formal Methods 1999: 212-232
68 Rajeev Alur, Thomas A. Henzinger: Introduction. Formal Methods in System Design 14(3): 235 (1999)
67 Rajeev Alur, Thomas A. Henzinger: Introduction. Formal Methods in System Design 15(1): 5 (1999)
66 Rajeev Alur, Thomas A. Henzinger: Reactive Modules. Formal Methods in System Design 15(1): 7-48 (1999)
65EERajeev Alur, Doron Peled: Undecidability of Partial Order Logics. Inf. Process. Lett. 69(3): 137-143 (1999)
64EERajeev Alur, Limor Fix, Thomas A. Henzinger: Event-Clock Automata: A Determinizable Class of Timed Automata. Theor. Comput. Sci. 211(1-2): 253-273 (1999)
1998
63EERajeev Alur, Thomas A. Henzinger, Freddy Y. C. Mang, Shaz Qadeer, Sriram K. Rajamani, Serdar Tasiran: MOCHA: Modularity in Model Checking. CAV 1998: 521-525
62EERajeev Alur, Thomas A. Henzinger, Orna Kupferman, Moshe Y. Vardi: Alternating Refinement Relations. CONCUR 1998: 163-178
61EEAllen D. Malony, Rajeev Alur: Performance Evaluation and Prediction. Euro-Par 1998: 191-192
60EERajeev Alur: Efficient Formal Verification of Hierarchical Descriptions. FSTTCS 1998: 269
59EERajeev Alur, Kenneth L. McMillan, Doron Peled: Deciding Global Partial-Order Properties. ICALP 1998: 41-52
58EERajeev Alur, Robert P. Kurshan, Mahesh Viswanathan: Membership Questions for Timed and Hybrid Automata. IEEE Real-Time Systems Symposium 1998: 254-263
57EERajeev Alur, Mihalis Yannakakis: Model Checking of Hierarchical State Machines. SIGSOFT FSE 1998: 175-188
56EERajeev Alur, Thomas A. Henzinger, Sriram K. Rajamani: Symbolic Exploration of transition Hierarchies. TACAS 1998: 330-344
55EERajeev Alur, Thomas A. Henzinger: Finitary Fairness. ACM Trans. Program. Lang. Syst. 20(6): 1171-1194 (1998)
1997
54EERajeev Alur, Robert K. Brayton, Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani: Partial-Order Reduction in Symbolic State Space Exploration. CAV 1997: 340-351
53EERajeev Alur, Thomas A. Henzinger, Orna Kupferman: Alternating-Time Temporal Logic. COMPOS 1997: 23-60
52EERajeev Alur, Thomas A. Henzinger: Modularity for Timed and Hybrid Systems. CONCUR 1997: 74-88
51EERajeev Alur, Thomas A. Henzinger, Orna Kupferman: Alternating-time Temporal Logic. FOCS 1997: 100-109
50EERajeev Alur, Lalita Jategaonkar Jagadeesan, Joseph J. Kott, James Von Olnhausen: Model-Checking of Real-Time Systems: A Telecommunications Application (Experience Report). ICSE 1997: 514-524
49 Rajeev Alur, Costas Courcoubetis, Thomas A. Henzinger: Computing Accumulated Delays in Real-time Systems. Formal Methods in System Design 11(2): 137-155 (1997)
48 Rajeev Alur, Hagit Attiya, Gadi Taubenfeld: Time-Adaptive Algorithms for Synchronization. SIAM J. Comput. 26(2): 539-556 (1997)
47EERajeev Alur, Thomas A. Henzinger: Real-Time System = Discrete System + Clock Variables. STTT 1(1-2): 86-109 (1997)
1996
46 Rajeev Alur, Thomas A. Henzinger, Eduardo D. Sontag: Hybrid Systems III: Verification and Control, Proceedings of the DIMACS/SYCON Workshop, October 22-25, 1995, Ruttgers University, New Brunswick, NJ, USA Springer 1996
45 Rajeev Alur, Thomas A. Henzinger: Computer Aided Verification, 8th International Conference, CAV '96, New Brunswick, NJ, USA, July 31 - August 3, 1996, Proceedings Springer 1996
44EESerdar Tasiran, Rajeev Alur, Robert P. Kurshan, Robert K. Brayton: Verifying Abstractions of Timed Systems. CONCUR 1996: 546-562
43 Rajeev Alur, Thomas A. Henzinger: Reactive Modules. LICS 1996: 207-218
42 Rajeev Alur, Kenneth L. McMillan, Doron Peled: Model-Checking of Correctness Conditions for Concurrent Objects. LICS 1996: 219-228
41 Rajeev Alur, Gerard J. Holzmann, Doron Peled: An Analyser for Mesage Sequence Charts. TACAS 1996: 35-48
40 Rajeev Alur: Next Steps in Formal Verification. ACM Comput. Surv. 28(4es): 115 (1996)
39 Rajeev Alur, Gadi Taubenfeld: Fast Timing-Based Algorithms. Distributed Computing 10(1): 1-10 (1996)
38EERajeev Alur, Thomas A. Henzinger, Pei-Hsin Ho: Automatic Symbolic Verification of Embedded Systems. IEEE Trans. Software Eng. 22(3): 181-201 (1996)
37 Rajeev Alur, Gadi Taubenfeld: Contention-Free Complexity of Shared Memory Algorithms. Inf. Comput. 126(1): 62-73 (1996)
36EERajeev Alur, Tomás Feder, Thomas A. Henzinger: The Benefits of Relaxing Punctuality. J. ACM 43(1): 116-146 (1996)
35 Rajeev Alur, Gerard J. Holzmann, Doron Peled: An Analyzer for Message Sequence Charts. Software - Concepts and Tools 17(2): 70-77 (1996)
1995
34EERajeev Alur, Thomas A. Henzinger: Local Liveness for Compositional Modeling of Fair Reactive Systems. CAV 1995: 166-179
33 Rajeev Alur, Robert P. Kurshan: Timing Analysis in COSPAN. Hybrid Systems 1995: 220-231
32 Rajeev Alur, Doron Peled, Wojciech Penczek: Model-Checking of Causality Properties LICS 1995: 90-100
31EERajeev Alur, Costas Courcoubetis, Mihalis Yannakakis: Distinguishing tests for nondeterministic and probabilistic machines. STOC 1995: 363-372
30 Rajeev Alur, Alon Itai, Robert P. Kurshan, Mihalis Yannakakis: Timing Verification by Successive Approximation Inf. Comput. 118(1): 142-157 (1995)
29EERajeev Alur, Costas Courcoubetis, Nicolas Halbwachs, Thomas A. Henzinger, Pei-Hsin Ho, Xavier Nicollin, Alfredo Olivero, Joseph Sifakis, Sergio Yovine: The Algorithmic Analysis of Hybrid Systems. Theor. Comput. Sci. 138(1): 3-34 (1995)
1994
28EERajeev Alur, Limor Fix, Thomas A. Henzinger: A Determinizable Class of Timed Automata. CAV 1994: 1-13
27EERajeev Alur, Costas Courcoubetis, Thomas A. Henzinger: The Observational Power of Clocks. CONCUR 1994: 162-177
26 Rajeev Alur, Thomas A. Henzinger: Finitary Fairness LICS 1994: 52-61
25 Rajeev Alur, Gadi Taubenfeld: Contention-free Complexity of Shared Memory Algorithms. PODC 1994: 61-70
24EERajeev Alur, Hagit Attiya, Gadi Taubenfeld: Time-adaptive algorithms for synchronization. STOC 1994: 800-809
23EERajeev Alur, Thomas A. Henzinger: A Really Temporal Logic. J. ACM 41(1): 181-204 (1994)
22 Rajeev Alur, David L. Dill: A Theory of Timed Automata. Theor. Comput. Sci. 126(2): 183-235 (1994)
1993
21EERajeev Alur, Costas Courcoubetis, Thomas A. Henzinger: Computing Accumulated Delays in Real-time Systems. CAV 1993: 181-193
20 Rajeev Alur, Thomas A. Henzinger, Pei-Hsin Ho: Automatic Symbolic Verification of Embedded Systems. IEEE Real-Time Systems Symposium 1993: 2-11
19 Rajeev Alur, Gadi Taubenfeld: How to Share an Object: A Fast Timing-Based Solution. SPDP 1993: 470-477
18EERajeev Alur, Thomas A. Henzinger, Moshe Y. Vardi: Parametric real-time reasoning. STOC 1993: 592-601
17 Rajeev Alur, Costas Courcoubetis, David L. Dill: Model-Checking in Dense Real-time Inf. Comput. 104(1): 2-34 (1993)
16 Rajeev Alur, Thomas A. Henzinger: Real-Time Logics: Complexity and Expressiveness Inf. Comput. 104(1): 35-77 (1993)
1992
15EERajeev Alur, Alon Itai, Robert P. Kurshan, Mihalis Yannakakis: Timing Verification by Successive Approximation. CAV 1992: 137-150
14EERajeev Alur, Costas Courcoubetis, Nicolas Halbwachs, David L. Dill, Howard Wong-Toi: Minimization of Timed Transition Systems. CONCUR 1992: 340-354
13 Rajeev Alur, Thomas A. Henzinger: Back to the Future: Towards a Theory of Timed Regular Languages FOCS 1992: 177-186
12 Rajeev Alur, Costas Courcoubetis, Thomas A. Henzinger, Pei-Hsin Ho: Hybrid Automata: An Algorithmic Approach to the Specification and Verification of Hybrid Systems. Hybrid Systems 1992: 209-229
11EERajeev Alur, Gadi Taubenfeld: Results about Fast Mutual Exclusion. IEEE Real-Time Systems Symposium 1992: 12-22
10EERajeev Alur, Costas Courcoubetis, David L. Dill, Nicolas Halbwachs, Howard Wong-Toi: An implementation of three algorithms for timing verification based on automata emptiness. IEEE Real-Time Systems Symposium 1992: 157-166
1991
9EERajeev Alur, Costas Courcoubetis, David L. Dill: Model-Checking for Probabilistic Real-Time Systems (Extended Abstract). ICALP 1991: 115-126
8 Rajeev Alur, Tomás Feder, Thomas A. Henzinger: The Benefits of Relaxing Punctuality. PODC 1991: 139-152
7EERajeev Alur, Costas Courcoubetis, David L. Dill: Verifying Automata Specifications of Probabilistic Real-time Systems. REX Workshop 1991: 28-44
6EERajeev Alur, David L. Dill: The Theory of Timed Automata. REX Workshop 1991: 45-73
5EERajeev Alur, Thomas A. Henzinger: Logics and Models of Real Time: A Survey. REX Workshop 1991: 74-106
1990
4EERajeev Alur, David L. Dill: Automata For Modeling Real-Time Systems. ICALP 1990: 322-335
3 Rajeev Alur, Thomas A. Henzinger: Real-time Logics: Complexity and Expressiveness LICS 1990: 390-401
2 Rajeev Alur, Costas Courcoubetis, David L. Dill: Model-Checking for Real-Time Systems LICS 1990: 414-425
1989
1 Rajeev Alur, Thomas A. Henzinger: A Really Temporal Logic FOCS 1989: 164-169

Coauthor Index

1Stephen Van Albert [119]
2Luca de Alfaro [74] [90]
3Madhukar Anand [182]
4Marcelo Arenas [167] [171] [174]
5David Arney [119]
6Hagit Attiya (Chagit Attiya) [24] [48]
7Pablo Barceló [167] [171] [174]
8Calin Belta [94] [102]
9Michael Benedikt [136]
10Mikhail Bernadsky [126] [127] [155] [168]
11Robert K. Brayton [44] [54] [86]
12Sebastian Burckhardt [139] [159] [166]
13Pavol Cerný [142] [154] [163] [185] [187]
14Arun Chandrashekharapuram [143] [162]
15Swarat Chaudhuri [114] [140] [152] [156] [160] [163] [164]
16Costas Courcoubetis [2] [7] [9] [10] [12] [14] [17] [21] [27] [29] [31] [49]
17Thao Dang [95] [103] [106] [111] [113] [148] [151]
18Aveek K. Das [79] [101]
19Aldric Degorre [183]
20David L. Dill [2] [4] [6] [7] [9] [10] [14] [17] [22]
21Joel M. Esposito [69] [79] [95] [101] [106]
22Kousha Etessami [71] [80] [88] [91] [97] [107] [114] [123] [133] [136] [140] [167] [171] [174]
23Tomás Feder [8] [36]
24Rafael B. Fierro [79] [95] [101]
25Sebastian Fischmeister [182]
26Limor Fix [28] [64]
27Antoine Girard [141] [157]
28Patrice Godefroid [136]
29Alwyn Goodloe [105]
30Radu Grosu [78] [81] [82] [84] [90] [93] [99] [121] [150]
31Gregory Z. Grudic [79] [101]
32Sudipto Guha [114]
33Carl A. Gunter [105] [129]
34Elsa L. Gunter [119]
35Nicolas Halbwachs [10] [14] [29]
36Thomas A. Henzinger [1] [3] [5] [8] [12] [13] [16] [18] [20] [21] [23] [26] [27] [28] [29] [34] [36] [38] [43] [45] [46] [47] [49] [51] [52] [53] [54] [55] [56] [62] [63] [64] [66] [67] [68] [74] [85] [86] [90] [100]
37Pei-Hsin Ho [12] [20] [29] [38]
38Gerard J. Holzmann [35] [41]
39Yerang Hur [79] [81] [95] [101] [106]
40Neil Immerman [167] [171] [174]
41Alon Itai [15] [30]
42Franjo Ivancic [94] [95] [102] [103] [106] [111] [112] [113] [148] [151] [186]
43Lalita Jategaonkar Jagadeesan (Lalita Jategaonkar) [50]
44Aditya Kanade [176] [178] [186]
45M. Kang [90]
46Sampath Kannan [70] [72] [120]
47Jesung Kim [112]
48M. Kim [69]
49Christoph M. Kirsch (Christoph Meyer) [90]
50Joseph J. Kott [50]
51Vijay Kumar [69] [79] [81] [95] [101] [102] [106]
52Viraj Kumar [144]
53Orna Kupferman [51] [53] [62] [100]
54Robert P. Kurshan [15] [30] [33] [44] [58]
55Insup Lee [69] [79] [81] [93] [95] [101] [106] [112] [117] [119] [137] [150]
56J. P. Lee [79]
57Jaime Lee [119]
58Leonid Libkin [167] [171] [174]
59P. Madhusudan (Parthasarathy Madhusudan) [108] [110] [115] [116] [123] [124] [125] [126] [134] [140] [142] [144] [145] [147] [149] [152] [158] [160] [172] [181]
60Rupak Majumdar [90]
61Oded Maler [183]
62Allen D. Malony [61]
63Freddy Y. C. Mang [63] [74] [90]
64Milo M. K. Martin [139] [159] [166]
65Michael McDougall [84] [104] [105] [129]
66Kenneth L. McMillan [42] [59] [77] [135]
67Pradyumna Mishra [95] [106]
68M. Oliver Möller [96]
69Wonhong Nam [108] [119] [134] [142] [147] [161] [172]
70Truong Nghiem [157]
71Xavier Nicollin [29]
72Alfredo Olivero [29]
73James Von Olnhausen [50]
74James P. Ostrowski [79] [101]
75George J. Pappas [79] [92] [95] [101] [106] [118] [132] [141] [157] [173]
76Frederick Pearce [119]
77Doron Peled [32] [35] [41] [42] [59] [65] [71] [77] [88] [131] [135]
78Wojciech Penczek [32]
79Shaz Qadeer [54] [63] [86]
80Sriram K. Rajamani [54] [56] [63] [86]
81S. Ramesh (Sethu Ramesh) [176] [186]
82Thomas W. Reps [136]
83Harvey Rubin [102]
84Sriram Sankaranarayanan [186]
85Jonathan Schug [102]
86Raman Sharykin [127]
87K. C. Shashidhar [176] [186]
88Joseph Sifakis [29]
89Oleg Sokolsky [93] [95] [102] [106] [112] [150]
90Eduardo D. Sontag [46]
91Ben Southall [79] [101]
92John R. Spletzer [79] [101]
93Serdar Tasiran [44] [63]
94Gadi Taubenfeld [11] [19] [24] [25] [37] [39] [48]
95Camillo J. Taylor [79] [101]
96Salvatore La Torre [71] [72] [88] [89] [92] [110] [115] [116] [118] [120] [122] [145] [149]
97Moshe Y. Vardi [18] [62]
98Mahesh Viswanathan [58] [144]
99Bow-Yaw Wang [73] [82] [90] [98]
100Jonathan Webb [102]
101Scott Weinstein [185]
102Gera Weiss [169] [175] [177] [178] [182] [183]
103Howard Wong-Toi [10] [14]
104Zijiang Yang [104] [128]
105Mihalis Yannakakis [15] [30] [31] [57] [70] [75] [80] [87] [91] [97] [107] [114] [133] [136]
106Hakan Yazarel [141]
107Sergio Yovine [29]
108Steve Zdancewic [154]
109Jiaxiang Zhou [119]

Colors in the list of coauthors

Copyright © Tue Nov 3 08:52:44 2009 by Michael Ley (ley@uni-trier.de)