dblp.uni-trier.de www.uni-trier.de

ISCAS 1993: Chicago, Illinois, USA - Volume 3

1993 IEEE International Symposium on Circuits and Systems, ISCAS 1993, Chicago, Illinois, USA, May 3-6, 1993. IEEE, 1993, ISBN 0-7803-1281-3, Volume 3 - VLSI and Parallel Processing

High Speed VLSI Systems: Timing and Clock Distribution

VLSI Testing

Model Extraction, Interconnects & MMIC's

VLSI Signal and Image Processing Architectures

Testability and BIST

Circuit Simulation

High-Level DSP Synthesis

Logic Verification and Synthesis

Parallel DSP Architectures

VLSI Floor Planning and Partitioning

Statistical Design

Computer Arithmetic

VLSI Layout Styles, Compaction, and Routing

Poster: VLSI and Parallel Processing

VLSI Design and Applications

VLSI Placement

Poster: Computer-Aided Analysis, Design and Simulation

Copyright © Mon Nov 2 20:52:30 2009 by Michael Ley (ley@uni-trier.de)