dblp.uni-trier.de www.uni-trier.de

29. DAC 1992: Anaheim, California, USA

Proceedings of the 29th Design Automation Conference, Anaheim, California, USA, June 8-12, 1992. IEEE Computer Society Press, 1992, ISBN 0-8186-2822-7

Electrical Analysis

Test Generation

Two Level Logic Synthesis

Tutorial

Partitioning and Floorplanning

Interconnect Simulation

Scheduling and Allocation

Panel

Concurrent Engineering

New Approaches to Placement

Deley-Fault Testing

Synthesis Systems and Representations

Panel

Asymptotic Waveform Evaluation

System-Level Synthesis

Performance Issues in Logic Synthesis

Panel

High-Level Test Generation

Allocation and Binding

Panel

Tutorial

Design Verification and Compaction

Fault Simulation and Fault Diagnosis

FPGA Synthesis

Tutorial

Timing Optimization and Verification

Discrete Simulation

Multi-Level Logic Synthesis

Panel

DA for High-Speed Packaging

Technology Mapping in Logic Synthesis

Panel

Frameworks

Global Issues in Routing

Path Delay Analysis

Sequential Logic Synthesis

Panel

Multi-Layer Channel and Over-the-Cell Routing

Automated Approaches to Formal Verification of Hardware

Advances in High-Level Synthesis

Tutorial - EDIF/CFI - A User's Perspective

Routing for Special Applications

Issues in Analog CAD

Panels

Copyright © Mon Nov 2 20:27:51 2009 by Michael Ley (ley@uni-trier.de)