dblp.uni-trier.de www.uni-trier.de

ASP-DAC 2009: Yokohama, Japan

Proceedings of the 14th Asia South Pacific Design Automation Conference, ASP-DAC 2009, Yokohama, Japan, January 19-22, 2009. IEEE 2009, ISBN 978-1-4244-2748-2 CiteSeerX Google scholar pubzone.org BibTeX bibliographical record in XML

On-chip communication architectures

Dealing with thermal issues

Advances in behavioral synthesis

University LSI design contest

MPSoC and IP integration

Power analysis and optimization

Logic and arithmetic optimization

EDA acceleration using new architectures

System-level design of 3D chips and configurable systems

Advances in timing analysis and modeling

Hardware dependent software for multi- and many-core embedded systems

System level architectures

Beyond traditional floorplanning and placement

Signal/power integrity and simulation

Challenges in 3D integrated circuit design

Energy-aware system level design methodology

Design for manufacturing and reliability

Analog, RF and mixed-signal CAD

Designers' forum: consumer SoC

System level simulation and modeling

Chip and package routing techniques

Compilation techniques for embedded systems

Sequential design verification

Scan test generation

Designers' forum: analog/RF circuit designs

High-level design and scheduling

Emerging design methodologies and applications

Verification, test, and yield

Memory systems simulation and optimization

Emerging technologies

Dependable VLSI: device, design and architecture---how should they cooperate?

Copyright © Mon Nov 2 20:20:53 2009 by Michael Ley (ley@uni-trier.de)